

PM-139/PM-139A/PM-239

FEATURES

- Single or Dual Supply Operation
- Input Voltage Range Includes Ground
- Low Power Consumption (2mW/Comparator)
- Low Input Bias Current 25nA
- Low Input Offset Current $\pm 5nA$
- Low Offset Voltage $\pm 2mV$
- Low Output Saturation Voltage (250mV @ 4mA)
- Logic Outputs Compatible with TTL, DTL, ECL, MOS, and CMOS
- Directly Replaces LM139 and LM139A Comparators
- Available in Die Form

ORDERING INFORMATION †

+25°C V_{OS} (mV)	PACKAGE		OPERATING TEMPERATURE RANGE
	DIP 14-PIN	LCC 20-CONTACT	
$\pm 2^*$	PM139AY*	PM139ARC/883	MIL
$\pm 5^*$	PM139Y*	—	MIL
± 5	PM239P	—	XIND

* For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

† Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.


JAN ORDERING INFORMATION

JAN PART NUMBER	DESCRIPTION
JM38510/11201BCA	PM139Y5/38510 LEVEL B
JM38510/11201BCB	PM139Y2/38510 LEVEL B
JM38510/11201SCA*	PM139Y5/38510 LEVEL S

Table above is for MIL-M-38510 processing. Refer to 11201 slash sheet for electrical processing parameters.

* Undergoing Part I qualification. Consult ADI for availability.


SIMPLIFIED SCHEMATIC (ONE COMPARATOR)



GENERAL DESCRIPTION

The PM-139 has four independent voltage comparators, each with precision DC specifications. Low offset voltage, bias current, power consumption and output saturation voltage are offered in a design that features single power supply operation. The input voltage range includes ground for convenient single supply operation. The 2mA power supply current, independent of supply voltage – coupled with the single supply operation, makes this comparator ideal for low power applications. Open collector outputs allow maximum applications flexibility.

PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_+	36V or $\pm 18V$
Differential Input Voltage	36V
Input Voltage	$-0.3V$ to $+36V$
Derate Above 100°C	10mW/°C
Output Short-Circuit to Ground	Continuous
Input Current ($V_{IN} < -0.3V$)	50mA
Operating Temperature Range	
PM-139A/139/139ARC	$-55^\circ C$ to $+125^\circ C$
PM-239P	$-40^\circ C$ to $+85^\circ C$
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (Soldering, 60 sec)	300°C
Junction Temperature	$+150^\circ C$

PACKAGE TYPE	θ_{JA} (Note 1)	θ_{JC}	UNITS
14-Pin Hermetic DIP (Y)	110	26	°C/W
14-Pin Plastic DIP (P)	90	47	°C/W

NOTE:

1. θ_{JA} is specified for worst case mounting conditions, i.e., θ_{JA} is specified for device in socket for CerDIP and P-DIP packages.

PM-139/PM-139A/PM-239

ELECTRICAL CHARACTERISTICS at $V_+ = +5V$, $T_A = 25^\circ C$, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	PM-139A			PM-139/239			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	V_{OS}	(Note 1)	—	1	2	—	2	5	mV
Input Bias Current	I_B	$I_{IN(+)}$ or $I_{IN(-)}$ with Output in Linear Range	—	25	100	—	25	100	nA
Input Offset Current	I_{OS}	$I_{IN(+)}$ or $I_{IN(-)}$	—	3	25	—	3	25	nA
Input Common-Mode Voltage Range	CMVR	(Notes 2, 5, 6)	0	—	3.5	0	—	3.5	V
Supply Current	I_S	$R_L = \infty$ on all Comparators $V_+ = 30V$	—	0.8	2	—	0.8	2	mA
Voltage Gain	A_{VO}	$R_L \geq 15k\Omega$, $V_+ = 15V$ (To support large V_O swing) (Note 5)	50	200	—	50	200	—	V/mV
Large-Signal Response Time	t_r	$V_{IN} =$ TTL Logic Swing, $V_{REF} = 1.4V$, $V_{RL} = 5V$, $R_L = 5.1k\Omega$, (Note 4)	—	300	—	—	300	—	ns
Response Time	t_r	$V_{RL} = 5V$, $R_L = 5.1k\Omega$ (Notes 3, 4)	—	1.3	—	—	1.3	—	μs
Output Sink Current	I_{SINK}	$V_{IN(-)} \geq 1V$, $V_{IN(+)} = 0$, $V_O \leq 1.5V$	6	16	—	6	16	—	mA
Saturation Voltage	V_{OL}	$V_{IN(-)} \geq 1V$, $V_{IN(+)} = 0$, $I_{SINK} \leq 4mA$	—	250	400	—	250	400	mV
Output Leakage Current	I_{LEAK}	$V_{IN(+)} \geq 1V$, $V_{IN(-)} = 0$, $V_O = 30V$	—	0.1	—	—	0.1	—	nA


ELECTRICAL CHARACTERISTICS at $V_+ = +5V$, $-55^\circ C \leq T_A \leq +125^\circ C$ for PM-139A and PM-139, $-40^\circ C \leq T_A \leq +85^\circ C$ for PM-239, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	PM-139A			PM-139/239			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	V_{OS}	(Note 1)	—	—	4	—	—	9	mV
Input Offset Current	I_{OS}	$I_{IN(+)}$ or $I_{IN(-)}$	—	—	100	—	—	100	nA
Input Bias Current	I_B	$I_{IN(+)}$ OR $I_{IN(-)}$ with Output in Linear Range	—	—	300	—	—	300	nA
Input Common-Mode Voltage Range	CMVR	(Notes 3, 5)	0	—	$V_+ - 2$	0	—	$V_+ - 2$	V
Saturation Voltage	V_{OL}	$V_{IN(-)} \geq 1V$, $V_{IN(+)} = 0$, $I_{SINK} \leq 4mA$	—	—	700	—	—	700	mV
Output Leakage Current	I_{LEAK}	$V_{IN(+)} \geq 1V$, $V_{IN(-)} = 0$, $V_O = 30V$	—	—	1	—	—	1	μA
Differential Input Voltage		Keep All $V_{INs} \geq 0V$	—	—	36	—	—	36	V

NOTES:

- At output switch point, $V_O = 1.4V$, $R_S = 0\Omega$ with V_+ from 5V, and over the full input common-mode range (0V to $V_+ - 1.5V$).
- The input common-mode voltage or either input voltage signal should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is $V_+ - 1.5V$, but either or both inputs can go to +30V without damage.
- The response time specified is for a 100mV input step with 5mV overdrive. For larger overdrive signals 300ns can be obtained. See characteristics section.
- Sample tested.
- Guaranteed by design.
- Positive CMVR limit equals $V_+ - 1.5V$ for supply voltages other than 5V.

DICE CHARACTERISTICS



- 1. OUTPUT (2)
- 2. OUTPUT (1)
- 3. POSITIVE SUPPLY
- 4. INVERTING INPUT (1)
- 5. NONINVERTING INPUT (1)
- 6. INVERTING INPUT (2)
- 7. NONINVERTING INPUT (2)
- 8. INVERTING INPUT (3)
- 9. NONINVERTING INPUT (3)
- 10. INVERTING INPUT (4)
- 11. NONINVERTING INPUT (4)
- 12. GROUND (SUBSTRATE)
- 13. OUTPUT (4)
- 14. OUTPUT (3)

DIE SIZE 0.051 × 0.048 inch, 2448 sq. mils
(1.295 × 1.220 mm, 1.58 sq. mm)

WAFER TEST LIMITS at V+ = +5V, TA = 25°C, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	PM-139N LIMIT	UNITS
Input Offset Voltage	V _{OS}	R _S = 0Ω, R _L = 5.1kΩ V _O = 1.4V, (Note 1)	2	mV MAX
Input Offset Current	I _{OS}	I _{IN(+)} - I _{IN(-)} R _L = 5.1kΩ V _O = 1.4V	25	nA MAX
Input Bias Current	I _B	I _{IN(+)} or I _{IN(-)} , (Note 1)	100	nA MAX
Voltage Gain	A _V	R _L ≥ 15kΩ, V+ = 15V, (Note 3)	50	V/mV MIN
Input Voltage Range	CMVR	(Notes 2, 3)	V+ - 1.5	V MAX
Common-Mode Rejection Ratio	CMRR	(Note 4)	60.5	dB MIN
Power Supply Rejection Ratio	PSRR	V+ = 5V to +18V	60.5	dB MIN
Saturation Voltage	V _{OL}	V _{IN(-)} ≥ 1V, V _{IN(+)} = 0, I _{SINK} ≤ 4mA	400	mV MAX
Output Sink Current	I _{SINK}	V _{IN(-)} ≥ 1V, V _{IN(+)} = 0, V _O ≤ 1.5V	6	mA MIN
Output Leakage Current	I _{LEAK}	V _{IN(+)} ≥ 1V, V _{IN(-)} = 0, V _O = 30V	500	nA MAX
Supply Current	I+	R _L = ∞, All Comps V+ = 30V	2	mA MAX

NOTES:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL ELECTRICAL CHARACTERISTICS at V+ = +5V, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	PM-139N TYPICAL	UNITS
Large-Signal Response Time	t _r	V _{IN} = TTL Logic Swing V _{REF} = 1.4V, (Note 5) V _{RL} = 5V, R _L = 5.1kΩ	600	ns
Small-Signal Response Time	t _r	V _{IN} = 100mV Step, (Note 5) 5mV Overdrive V _{RL} = 5V, R _L = 5.1kΩ	1.3	μs


NOTES:

- 1. At output switch point, V_O = 1.4V, R_S = 0Ω with V+ from 5V; and over the full input common-mode range (0V to V+ - 1.5V).
- 2. The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V+ - 1.5V, but either or both inputs can go to +30V without damage.
- 3. Guaranteed by design.
- 4. R_L ≥ 15kΩ, V_{CM} = 1.5V to 13.5V, V+ = 15V.
- 5. Sample tested.


PM-139/PM-139A/PM-239

TYPICAL PERFORMANCE CHARACTERISTICS


OFFSET VOLTAGE vs TEMPERATURE




INPUT BIAS CURRENT vs TEMPERATURE




INPUT OFFSET CURRENT vs TEMPERATURE




SATURATION VOLTAGE vs TEMPERATURE



RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES — POSITIVE TRANSITION




RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES — NEGATIVE TRANSITION




TYPICAL INTERFACE

DRIVING CMOS




DRIVING TTL




TYPICAL APPLICATIONS

OR GATE



AND GATE



TIME DELAY GENERATOR

