

**KKF8594E****512 x 8-bit CMOS EEPROMS with I<sup>2</sup>C-bus Interface**

The KKF8594E is a 4-Kbit (512 x 8-bit) floating gate electrically erasable programmable read only memory (EEPROM). By using an internal redundant storage code it is fault tolerant to single bit errors. This feature dramatically increases reliability compared to conventional EEPROM memories.


Power consumption is low due to the full CMOS technology used. The programming voltage 1s generated on-chip, using a voltage multiplier.

As data bytes are received and transmitted via the serial I<sup>2</sup>C-bus, a package using eight pins is sufficient. Up to four KKF8594E devices may be connected to the I<sup>2</sup>-bus. Chip select is accomplished by two address inputs.


Timing of the Erase/Write cycle is done internally, thus no external components are required. Pin 7 must be connected to either V<sub>DD</sub> or left open-circuit.

There is an option of using an external clock or timing the length of an Erase/Write cycle.

A write protection input (pin 1) allows disable of write-commands from the master by a hardware signal. When pin 1 is HIGH and one of the upper 256 EEPROM cells is addressed, then the data bytes will not be acknowledged by the KKF8594E and the EEPROM contents are not changed.

**PIN ASSIGNMENT**

- Low Power CMOS  
maximum active current 2.5 mA
- maximum standby current 10 µA
- Non-volatile storage of 4-Kbits organized as two pages each 256 x 8-bits
- Only one power supply required
- On-chip voltage multiplier
- Serial input/output bus (I<sup>2</sup>C)
- Write operations  
byte write mode  
8-byte page write mode (minimizes total write time per byte)
- Write-protection input
- Read operations  
sequential read  
random read
- Extended supply voltage range (2.5 to 6.0 V).
- Internal timer for writing (no external components)
- Power-on reset
- High reliability by using a redundant storage code (single bit error correction)
- Endurance  
100 k. Tamb = 85 °C
- 10 years non-volatile data retention time
- Pin and Address compatible to  
KKF8594E Family and PCx8598X2 Family



**ORDERING INFORMATION**

EXTENDED TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
KKF8594E	8	DIP	plastic	SOT97

**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V <sub>DD</sub>	Positive supply voltage		2.5	6.0	V
I <sub>DDR</sub>	Supply current READ	f <sub>SCL</sub> = 100 kHz V <sub>DD</sub> = 3V V <sub>DD</sub> = 6V	- -	60 200	µA µA
I <sub>DDW</sub>	Supply current ERASE/WRITE	f <sub>SCL</sub> = 100 kHz V <sub>DD</sub> = 3V V <sub>DD</sub> = 6V	- -	0.8 2.5	mA mA
I <sub>DDO</sub>	Supply current STANDBY	V <sub>DD</sub> = 3V V <sub>DD</sub> = 6V	- -	3.5 10	µA µA

**LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V <sub>DD</sub>	positive supply voltage		-0.3	+7.0	V
V <sub>I</sub>	voltage on any input pin	Z <sub>I</sub>   > 500 Ω	V <sub>SS</sub> -0.8	V <sub>DD</sub> +0.8	V
I <sub>I</sub>	current on any input pin	-	-	1	mA
I <sub>O</sub>	output current	-	-	10	mA
T <sub>stg</sub>	storage temperature range		-65	+150	°C
T <sub>amb</sub>	ambient operating temperature range KKF8594E		-40	+40	°C

**CHARACTERISTICS**

 KKF8594E:  $V_{DD} = 4.5$  to  $5.5$  V;  $V_{SS} = 0$  V;  $T_{amb} = -40$  to  $+85^\circ C$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
<b>Supply</b>					
$V_{DD}$	positive supply voltage PCF8594E		4.5	5.5	V
$I_{DDR}$	supply current READ KKF8594E	$f_{SCL} = 100$ kHz $V_{DD(max)}$	-	200	$\mu A$
$I_{DDW}$	supply current ERASE/WRITE KKF8594E	$f_{SCL} = 100$ kHz $V_{DD(max)}$	-	2.5	mA
$I_{DDO}$	supply current STANDY KKF8594E	$V_{DD(max)}$	-	10	$\mu A$
<b>PTC Input</b>					
$V_{IL}$	LOW level input voltage		-0.8	$0.1V_{DD}$	V
$V_{IH}$	HIGH level input voltage		$0.9V_{DD}$	$V_{DD} + 0.8$	V
<b>SCL Input</b>					
$V_{IL}$	LOW level input voltage		-0.8	$0.3V_{DD}$	V
$V_{IH}$	HIGH level input voltage		$0.7V_{DD}$	$V_{DD} + 0.8$	V
$I_{LI}$	input leakage current		-	$\pm 1$	$\mu A$
$f_{SCL}$	clock frequency		0	100	kHz
$C_I$	input capacitance	$V_I = V_{SS}$	-	7	pF
<b>SDA Input/Output</b>					
$V_{IL}$	LOW level input voltage		-0.8	$0.3V_{DD}$	V
$V_{IH}$	HIGH level input voltage		$0.7V_{DD}$	$V_{DD} + 0.8$	V
$I_{LI}$	input leakage current	$I_{OH} = 3$ mA; $V_{DD(min)}$	-	0.4	V
$f_{SCL}$	clock frequency	$V_{OH} = V_{DD}$	-	1	$\mu A$
$C_I$	input capacitance	$V_I = V_{SS}$	-	7	pF
<b>Data retention time</b>					
$t_S$	data region time	$T_{amb} = 55$ °C	10	-	yrs


**WRITE CYCLE LIMITS**


 The power-on reset circuit resets the I<sup>2</sup>C-bus logic with a set-up time  $\leq 10$   $\mu A$ .

 Selection of chip address is achieved by connecting the A1 and A2 inputs to either  $V_{SS}$  or  $V_{DD}$ .




SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
<b>Supply</b>						
$t_{SW}$	ERASE/WRITE cycle time internal oscillator external clock		-	7	-	ms
			4	-	10	ms
<b>Endurance</b>						
$N_{SW}$	ERASE/WRITE cycles per byte KKF8594E	$T_{amb} = -40$ to $+85^\circ C$ $t_{E/W} = 4$ to $10$ ms $T_{amb} = 22^\circ C$ ; $t_{E/W} = 5$ ms	-	-	10 000	
<b>Programming</b>						
$f_P$	programming frequency		25	-	60	kHz
$t_{IL}$	LOW time		5	-	-	$\mu s$
$t_{HIGH}$	HIGH time		5	-	-	$\mu s$
$t_r$	rise time		-	-	300	ns
$t_f$	fall time		-	-	300	ns
$t_d$	delay time		0	-	$t_{LOW}$	$\mu s$

## LOGIC DIAGRAMM





**N SUFFIX PLASTIC DIP  
(MS - 001BA)**



	<b>Dimension, mm</b>	
<b>Symbol</b>	<b>MIN</b>	<b>MAX</b>
<b>A</b>	8.51	10.16
<b>B</b>	6.1	7.11
<b>C</b>		5.33
<b>D</b>	0.36	0.56
<b>F</b>	1.14	1.78
<b>G</b>	2.54	
<b>H</b>	7.62	
<b>J</b>	$0^\circ$	$10^\circ$
<b>K</b>	2.92	3.81
<b>L</b>	7.62	8.26
<b>M</b>	0.2	0.36
<b>N</b>	0.38	

**NOTES:**

- Dimensions "A", "B" do not include mold flash or protrusions.  
Maximum mold flash or protrusions 0.25 mm (0.010) per side.