# **Small Signal MOSFET**

-8.0 V, -3.7 A, Single P-Channel, SOT-23

#### **Features**

- Leading Trench Technology for Low R<sub>DS(on)</sub>
- -1.8 V Rated for Low Voltage Gate Drive
- SOT-23 Surface Mount for Small Footprint (3 x 3 mm)
- Pb-Free Package is Available

#### **Applications**

- High Side Load Switch
- DC-DC Conversion
- Cell Phone, Notebook, PDAs, etc.

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

,						
Parameter			Symbol	Value	Unit	
Drain-to-Source Voltage			$V_{DSS}$	-8.0	V	
Gate-to-Source Voltage			V <sub>GS</sub>	±8.0	V	
Continuous Drain	t ≤ 10 s	T <sub>A</sub> = 25°C	I <sub>D</sub>	-3.7	Α	
Current (Note 1)		T <sub>A</sub> = 70°C		-3.0		
Power Dissipation (Note 1)	t ≤ 10 s		P <sub>D</sub>	0.96	W	
Pulsed Drain Current	tp = 10 μs		I <sub>DM</sub>	-11	Α	
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	–55 to 150	°C	
Source Current (Body Diode)			Is	-1.2	Α	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C	

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State	$R_{\theta JA}$	160	°C/W
Junction-to-Ambient - t ≤ 10 s	$R_{\theta JA}$	130	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).



## ON Semiconductor®


#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Typ	I <sub>D</sub> Max
	39 m $\Omega$ @ –4.5 V	
-8.0 V	52 mΩ @ –2.5 V	–3.7 A
	79 mΩ @ –1.8 V	



## **MARKING DIAGRAM & PIN ASSIGNMENT** Drain

SOT-23 **CASE 318** STYLE 21



= Specific Device Code TR7

Μ = Date Code\* = Pb-Free Package

(Note: Microdot may be in either location) \*Date Code orientation may vary depending

# upon manufacturing location.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTR2101PT1	SOT-23	3000/Tape & Reel
NTR2101PT1G	SOT-23 (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter	Symbol	Test Cond	dition	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-8.0			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				10		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -6.4 V	T <sub>J</sub> = 25°C			-1.0	μΑ
			T <sub>J</sub> = 125°C			-100	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	<sub>S</sub> = ±8.0 V			±100	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub>	= -250 μΑ	-0.40		-1.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				0.0027		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = -4.5 \text{ V}, I_D = -3.5 \text{ A}$			39	52	mΩ
		$V_{GS} = -2.5 \text{ V}, I_D = -3.0 \text{ A}$			52	72	1
		$V_{GS} = -1.8 \text{ V}, I_D = -2.0 \text{ A}$			79	120	1
Forward Transconductance	9FS	$V_{GS} = -5.0 \text{ V}, I_D = -3.5 \text{ A}$			9.0		S
CHARGES AND CAPACITANCES	-				-	-	-
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = -4.0 \text{ V}$			1173		pF
Output Capacitance	C <sub>OSS</sub>				289		
Reverse Transfer Capacitance	C <sub>RSS</sub>				218		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = -4.5 \text{ V}, V_{DS} = -4.0 \text{ V},$ $I_{D} = -3.5 \text{ A}$			12	15	nC
Gate-to-Source Charge	Q <sub>GS</sub>				3.8		7
Gate-to-Drain Charge	Q <sub>GD</sub>				2.5		1
SWITCHING CHARACTERISTICS (Note 3)							
Turn-On Delay Time	t <sub>d(on)</sub>				7.4	15	ns
Rise Time	t <sub>r</sub>	$V_{GS} = -4.5 \text{ V}, V_{DD} = -4.0 \text{ V},$ $I_{D} = -1.2 \text{ A}, R_{G} = 6.0 \Omega$			15.75	25	
Turn-Off Delay Time	t <sub>d(off)</sub>				38	58	
Fall Time	t <sub>f</sub>				31	51	1
DRAIN-SOURCE DIODE CHARACTERIST	rics				•		
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 \text{ V},$ $I_{S} = -1.2 \text{ A}$	T <sub>J</sub> = 25°C		-0.73	-1.2	V

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current versus Voltage



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (V)

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance





Figure 10. Diode Forward Voltage versus Current

#### PACKAGE DIMENSIONS

#### SOT-23 (TO-236) CASE 318-08 **ISSUE AN**



NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- 318-01 THRU -07 AND -09 OBSOLETE, NEW STANDARD 318-08.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.040	0.044
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.37	0.44	0.50	0.015	0.018	0.020
С	0.09	0.13	0.18	0.003	0.005	0.007
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.081
L	0.10	0.20	0.30	0.004	800.0	0.012
L1	0.35	0.54	0.69	0.014	0.021	0.029
HE	2.10	2.40	2.64	0.083	0.094	0.104

STYLE 21:

- GATE 2. SOURCE
- DRAIN

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative