64K x 18 Synchronous Burst RAM
Pipelined Output

Features

- **Fast access times: 5, 6, 7, and 8 ns**
- **Fast clock speed: 100, 83, 66, and 50 MHz**
- **Provide high-performance 3-1-1-1 access rate**
- **Fast OE access times: 5 and 6 ns**
- **Optimal for performance (two cycle chip deselect, depth expansion without wait state)**
- **Single +3.3V –5 to +10% power supply**
- **5V tolerant inputs except I/Os**
- **Clamp diodes to V$_{SSQ}$ at all inputs and outputs**
- **Common data inputs and data outputs**
- **Byte Write Enable and Global Write control**
- **Three chip enables for depth expansion and address pipeline**
- **Address, control, input, and output pipeline registers**
- **Internally self-timed Write Cycle**
- **Write pass-through capability**
- **Burst control pins (interleaved or linear burst sequence)**
- **Automatic power-down for portable applications**
- **High-density, high-speed packages**
- **Low capacitive bus loading**
- **High 30-pF output drive capability at rated access time**

Functional Description

The Cypress Synchronous Burst SRAM family employs high-speed, low-power CMOS designs using advanced double-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high valued resistors.

The CY7C1298A/GVT7164C18 SRAM integrates 65536x18 SRAM cells with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE), depth-expansion Chip Enables (CE2 and CE2), burst control inputs (ADSC, ADSP, and ADV), Write Enables (WEL, WEH, and BWE), and Global Write (GW).

Asynchronous inputs include the Output Enable (OE) and Burst Mode Control (MODE). The data outputs (Q), enabled by OE, are also asynchronous.

Addresses and chip enables are registered with either Address Status Processor (ADSP) or Address Status Controller (ADSC) input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate self-timed Write cycle. Write cycles can be one to four bytes wide as controlled by the write control inputs. Individual byte write allows individual byte to be written. WEL controls DQ1–DQ8 and DQP1. WEH controls DQ9–DQ16 and DQP2. WEL and WEH can be active only with BWE being LOW. GW being LOW causes all bytes to be written. This device also incorporates Write pass-through capability and pipelined enable circuit for better system performance.

The CY7C1298A/GVT7164C18 operates from a +3.3V power supply. All inputs and outputs are TTL-compatible. The device is ideally suited for 486, Pentium®, 680x0, and PowerPC™ systems and for systems that are benefited from a wide synchronous data bus.

Selection Guide

	7C1298A-100 7164C18-5	7C1298A-83 7164C18-6	7C1298A-66 7164C18-7	7C1298A-50 7164C18-8
Maximum Access Time (ns)	5	6	7	8
Maximum Operating Current (mA)	360	315	270	225
Maximum CMOS Standby Current (mA)	2	2	2	2

Pentium is a registered trademark of Intel Corporation.
PowerPC is a trademark of International Business Machines, Inc.

Functional Block Diagram—64K x 18[1]

Note:
1. The Functional Block Diagram illustrates simplified device operation. See Truth Table, pin descriptions and timing diagrams for detailed information.

Pin Configuration

**100-Pin TQFP
Top View**

CY7C1298A/GVT7164C18

Pin Descriptions

QFP Pins	Pin Name	Type	Description
37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 80, 48, 47, 46, 45, 44	A0–A15	Input-Synchronous	Addresses: These inputs are registered and must meet the set-up and hold times around the rising edge of CLK. The burst counter generates internal addresses associated with A0 and A1, during burst cycle and wait cycle.
93, 94	WEL, WEH	Input-Synchronous	Byte Write Enables: A byte write enable is LOW for a Write cycle and HIGH for a Read cycle. WEL controls DQ1–DQ8 and DQP1. WEH controls DQ9–DQ16 and DQP2. Data I/O are high-impedance if either of these inputs are LOW, conditioned by BWE being LOW.
87	BWE	Input-Synchronous	Write Enable: This active LOW input gates byte write operations and must meet the set-up and hold times around the rising edge of CLK.
88	GW	Input-Synchronous	Global Write: This active LOW input allows a full 18-bit Write to occur independent of the BWE and WEn lines and must meet the set-up and hold times around the rising edge of CLK.
89	CLK	Input-Synchronous	Clock: This signal registers the addresses, data, chip enables, write control and burst control inputs on its rising edge. All synchronous inputs must meet set-up and hold times around the clock's rising edge.
98	CE	Input-Synchronous	Chip Enable: This active LOW input is used to enable the device and to gate ADSP.
92	CE2	Input-Synchronous	Chip Enable: This active LOW input is used to enable the device.
97	CE2	Input-Synchronous	Chip Enable: This active HIGH input is used to enable the device.

Pin Descriptions (continued)

QFP Pins	Pin Name	Type	Description
86	$\overline{OE}$	Input	Output Enable: This active LOW asynchronous input enables the data output drivers.
83	$\overline{ADV}$	Input-Synchronous	Address Advance: This active LOW input is used to control the internal burst counter. A HIGH on this pin generates wait cycle (no address advance).
84	$\overline{ADSP}$	Input-Synchronous	Address Status Processor: This active LOW input, along with $\overline{CE}$ being LOW, causes a new external address to be registered and a Read cycle is initiated using the new address.
85	$\overline{ADSC}$	Input-Synchronous	Address Status Controller: This active LOW input causes device to be deselected or selected along with new external address to be registered. A Read or Write cycle is initiated depending upon write control inputs.
31	MODE	Input-Static	Mode: This input selects the burst sequence. A LOW on this pin selects Linear Burst. A NC or HIGH on this pin selects Interleaved Burst.
64	ZZ	Input-Static	Snooze: LOW or NC for normal operation. HIGH for low-power standby.
58, 59, 62, 63, 68, 69, 72, 73, 8, 9, 12, 13, 18, 19, 22, 23	DQ1–DQ16	Input/Output	Data Inputs/Outputs: Low Byte is DQ1–DQ8. HIgh Byte is DQ9–DQ16. Input data must meet set-up and hold times around the rising edge of CLK.
74, 24	DQP1, DQP2	Input/Output	Parity Inputs/Outputs: DQP1 is parity bit for DQ1–DQ8 and DQP2 is parity bit for DQ9–DQ16.
14, 15, 41, 65, 91	V_{CC}	Supply	Power Supply: +3.3V –5% and +10%.
17, 40, 67, 90	V_{SS}	Ground	Ground: GND.
4, 11, 20, 27, 54, 61, 70, 77	V_{CCQ}	I/O Supply	Output Buffer Supply: +3.3V –5% and +10%.
5, 10, 21, 26, 55, 60, 71, 76	V_{SSQ}	I/O Ground	Output Buffer Ground: GND.
1–3, 6, 7, 16, 25, 28–30, 38, 39, 42, 43, 49–53, 56, 57, 66, 75, 78–79, 95, 96	NC	-	No Connect: These signals are not internally connected.

Burst Address Table (MODE = NC/V_{CC})

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)
A...A00	A...A01	A...A10	A...A11
A...A01	A...A00	A...A11	A...A10
A...A10	A...A11	A...A00	A...A01
A...A11	A...A10	A...A01	A...A00

Burst Address Table (MODE = GND)

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)
A...A00	A...A01	A...A10	A...A11
A...A01	A...A10	A...A11	A...A00
A...A10	A...A11	A...A00	A...A01
A...A11	A...A00	A...A01	A...A10

Partial Truth Table for Read/Write

Function	$\overline{GW}$	$\overline{BWE}$	$\overline{WEH}$	$\overline{WEL}$
READ	H	H	X	X
READ	H	L	H	H
WRITE one byte	H	L	L	H
WRITE all bytes	H	L	L	L
WRITE all bytes	L	X	X	X

Truth Table[2, 3, 4, 5, 6, 7, 8]

Operation	Address Used	$\overline{CE}$	$\overline{CE2}$	CE2	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{WRITE}$	$\overline{OE}$	CLK	DQ
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	L-H	High-Z
Deselected Cycle, Power Down	None	L	X	L	L	X	X	X	X	L-H	High-Z
Deselected Cycle, Power Down	None	L	H	X	L	X	X	X	X	L-H	High-Z
Deselected Cycle, Power Down	None	L	X	L	H	L	X	X	X	L-H	High-Z
Deselected Cycle, Power Down	None	L	H	X	H	L	X	X	X	L-H	High-Z
READ Cycle, Begin Burst	External	L	L	H	L	X	X	X	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	H	L	X	X	X	H	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	H	H	L	X	L	X	L-H	D
READ Cycle, Begin Burst	External	L	L	H	H	L	X	H	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	H	H	L	X	H	H	L-H	High-Z
READ Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L-H	Q
READ Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	L-H	High-Z
READ Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L-H	Q
READ Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	L-H	High-Z
WRITE Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	L-H	D
WRITE Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	L-H	D
READ Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	L-H	High-Z
READ Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	X	X	X	H	H	H	L	X	L-H	D
WRITE Cycle, Suspend Burst	Current	H	X	X	X	H	H	L	X	L-H	D

Pass-Through Truth Table

Previous Cycle[9]		Present Cycle				Next Cycle
Operation	$\overline{BWn}$	Operation	$\overline{CE}$	$\overline{BWn}$	$\overline{OE}$	Operation
Initiate WRITE cycle, all bytes Address = A(n–1), data = D(n–1)	All L[10, 11]	Initiate READ cycle Register A(n), Q = D(n–1)	L	H	L	Read D(n)
Initiate WRITE cycle, all bytes Address = A(n–1), data = D(n–1)	All L[10, 11]	No new cycle Q = D(n–1)	H	H	L	No carry-over from previous cycle
Initiate WRITE cycle, all bytes Address = A(n–1), data = D(n–1)	All L[10, 11]	No new cycle Q = High-Z	H	H	H	No carry-over from previous cycle
Initiate WRITE cycle, one byte Address = A(n–1), data = D(n–1)	One L[10]	No new cycle Q = D(n–1) for one byte	H	H	L	No carry-over from previous cycle

Notes:
2. X means "don't care." H means logic HIGH. L means logic LOW. $\overline{WRITE}$ = L means [$\overline{BWE}$ + $\overline{WEL}$*$\overline{WEH}$]*$\overline{GW}$ equals LOW. $\overline{WRITE}$ = H means [$\overline{BWE}$ + $\overline{WEL}$*$\overline{WEH}$]*$\overline{GW}$ equals HIGH.
3. $\overline{WEL}$ enables write to DQ1–DQ8 and DQP1. $\overline{WEH}$ enables write to DQ9–DQ16 and DQP2.
4. All inputs except $\overline{OE}$ must meet set-up and hold times around the rising edge (LOW to HIGH) of CLK.
5. Suspending burst generates wait cycle.
6. For a write operation following a read operation, $\overline{OE}$ must be HIGH before the input data required set-up time plus High-Z time for $\overline{OE}$ and staying HIGH throughout the input data hold time.
7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
8. $\overline{ADSP}$ LOW along with chip being selected always initiates a READ cycle at the L-H edge of CLK. A WRITE cycle can be performed by setting $\overline{WRITE}$ LOW for the CLK L-H edge of the subsequent wait cycle. Refer to Write timing diagram for clarification.
9. Previous cycle may be any cycle (non-burst, burst, or wait).
10. $\overline{BWE}$ is LOW for individual byte WRITE.
11. $\overline{GW}$ LOW yields the same result for all-byte WRITE operation.

Maximum Ratings

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Voltage on V_{CC} Supply Relative to V_{SS} .... –0.5V to +4.6V

V_{IN} .... –0.5V to 6V

Storage Temperature (plastic) ....–55°C to +150°

Junction Temperature ....+150°

Power Dissipation.. 1.6W

Short Circuit Output Current..................................... 100 mA

Operating Range

Range	Ambient Temperature[12]	V_{CC}[13,14]
Com'l	0°C to +70°C	3.3V −5%/+10%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V_{IH}	Input High (Logic 1) Voltage[15, 16]		2.0	V_{CCQ} + 0.3	V
V_{II}	Input Low (Logic 0) Voltage[15, 16]		−0.3	0.8	V
IL_I	Input Leakage Current[17]	$0V \leq V_{IN} \leq V_{CC}$	−2	2	µA
IL_O	Output Leakage Current	Output(s) disabled, $0V \leq V_{OUT} \leq V_{CC}$	−2	2	µA
V_{OH}	Output High Voltage[15, 18]	I_{OH} = −4.0 mA	2.4		V
V_{OL}	Output Low Voltage[15, 18]	I_{OL} = 8.0 mA		0.4	V
V_{CC}	Supply Voltage[15]		3.1	3.6	V

| Parameter	Description	Conditions	Typ.	100 MHz -5	83 MHz -6	66 MHz -7	50 MHz -8	Unit
I_{CC}	Power Supply Current: Operating[19, 20, 21]	Device selected; all inputs $\leq V_{IL}$ or $\geq V_{IH}$; cycle time $\geq t_{KC}$ min.; V_{CC} = Max.; outputs open	180	360	315	270	225	mA
I_{SB1}	Power Supply Current: Idle[20, 21]	Device selected; $\overline{ADSC}$, $\overline{ADSP}$, $\overline{ADV}$, $\overline{GW}$, $\overline{BWE}$ $\geq V_{IH}$; all other inputs $\leq V_{IL}$ or $\geq V_{IH}$; V_{CC} = Max.; cycle time $\geq t_{KC}$ min.; outputs open	30	60	55	50	45	mA
I_{SB2}	CMOS Standby[20, 21]	Device deselected; V_{CC} = Max.; all inputs $\leq V_{SS}$ + 0.2 or $\geq V_{CC}$ − 0.2; all inputs static; CLK frequency = 0	0.2	2	2	2	2	mA
I_{SB3}	TTL Standby[20, 21]	Device deselected; all inputs $\leq V_{IL}$ or $\geq V_{IH}$; all inputs static; V_{CC} = Max.; CLK frequency = 0	8	18	18	18	18	mA
I_{SB4}	Clock Running[20, 21]	Device deselected; all inputs $\leq V_{IL}$ or $\geq V_{IH}$; V_{CC} = Max.; CLK cycle time $\geq t_{KC}$ min.	30	60	55	50	45	mA

Capacitance[22]

Parameter	Description	Test Conditions	Typ.	Max.	Unit
C_I	Input Capacitance	T_A = 25°C, f = 1 MHz, V_{CC} = 3.3V	3	4	pF
C_O	Input/Output Capacitance (DQ)		6	7	pF

Notes:
12. T_A is the case temperature.
13. Please refer to waveform (d)
14. Power Supply ramp-up should be monotonic.
15. All voltages referenced to V_{SS} (GND).
16. Overshoot: $V_{IH} \leq$ +6.0V for t $\leq t_{KC}$ /2.
 Undershoot:$V_{IL} \leq$ −2.0V for t $\leq t_{KC}$ /2
17. MODE pin has an internal pull-up and ZZ pin has an internal pull-down. These two pins exhibit an input leakage current of ±30 µA.
18. AC I/O curves are available upon request.
19. I_{CC} is given with no output current. I_{CC} increases with greater output loading and faster cycle times.
20. "Device Deselected" means the device is in Power-Down mode as defined in the truth table. "Device Selected" means the device is active.
21. Typical values are measured at 3.3V, 25°C, and20-ns cycle time.
22. This parameter is sampled.

Thermal Resistance

Description	Test Conditions	Symbol	TQFP Typ.	Unit
Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer PCB	Θ_{JA}	20	°C/W
Thermal Resistance (Junction to Case)		Θ_{JC}	1	°C/W

AC Test Loads and Waveforms[23]

(a) **(b)** **(c)** **(d)**

Capacitance Derating[23]

Description	Symbol	Typ.	Max.	Unit
Clock to output valid	$\Delta\, {}^{t}KQ$	0.016		ns / pF

Switching Characteristics Over the Operating Range[25]

Parameter	Description	100 MHz -5 Min.	100 MHz -5 Max.	83 MHz -6 Min.	83 MHz -6 Max.	66 MHz -7 Min.	66 MHz -7 Max.	50 MHz -8 Min.	50 MHz -8 Max.	Unit
Clock										
t_{KC}	Clock Cycle Time	10		12		15		20		ns
t_{KH}	Clock HIGH Time	4		4		5		6		ns
t_{KL}	Clock LOW Time	4		4		5		6		ns
Output Times										
t_{KQ}	Clock to Output Valid		5		6		7		8	ns
t_{KQX}	Clock to Output Invalid	2		2		2		2		ns
t_{KQLZ}	Clock to Output in Low-Z[26, 27]	3		3		3		3		ns
t_{KQHZ}	Clock to Output in High-Z[26, 27]		5		5		6		6	ns
t_{OEQ}	OE to Output Valid[28]		5		5		5		6	ns
t_{OELZ}	OE to Output in Low-Z[26, 27]	0		0		0		0		ns
t_{OEHZ}	OE to Output in High-Z[26, 27]		4		5		6		6	ns
Set-up Times										
t_{S}	Address, Controls, and Data In[29]	2.5		2.5		2.5		3		ns
Hold Times										
t_{H}	Address, Controls, and Data In[29]	0.5		0.5		0.5		0.5		ns

**Notes:**
23. Overshoot: VIH(AC) <VDD + 1.5V for t <tTCYC/2; undershoot: VIL(AC) < 0.5V for t <tTCYC/2; power-up: VIH < 2.6V and VDD <2.4V and VDDQ < 1.4V for t<200 ms.
24. Capacitance derating applies to capacitance different from the load capacitance shown in part (a) of AC Test Loads.
25. Test conditions as specified with the output loading as shown in part (a) of AC Test Loads unless otherwise noted.
26. Output loading is specified with C_L = 5 pF as in AC Test Loads.
27. At any given temperature and voltage condition, t_{KQHZ} is less than t_{KQLZ} and t_{OEHZ} is less than t_{OELZ}.
28. OE is a "don't care" when a byte write enable is sampled LOW.
29. This is a synchronous device. All synchronous inputs must meet specified set-up and hold time, except for "don't care" as defined in the truth table.

Timing Diagrams

Read Timing[30]

Notes:
30. $\overline{CE}$ active in this timing diagram means that all chip enables $\overline{CE}$, CE2, and $\overline{CE2}$ are active.

Timing Diagrams (continued)

Write Timing[30]

Timing Diagrams (continued)

Read/Write Timing[30]

Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
100	CY7C1298A–100NC/ GVT7164C18Q-5	N100	100-Lead Plastic Quad Flatpack	Commercial
83	CY7C1298A–83NC/ GVT7164C18Q-6	N100	100-Lead Plastic Quad Flatpack	Commercial
66	CY7C1298A–66NC/ GVT7164C18Q-7	N100	100-Lead Plastic Quad Flatpack	Commercial
50	CY7C1298A–50NC/ GVT7164C18Q-8	N100	100-Lead Plastic Quad Flatpack	Commercial

**CY7C1298A/
GVT7164C18**

Package Diagram

100-Lead Plastic Quad Flatpack N100

DIMENSIONS ARE IN MILLIMETERS.

51-85052-A

Revision History

Document Title: CY7C1298A/GVT7164C18 64K x 18 Synchronous Burst RAM Pipelined Output Document Number: 38-05194				
REV.	**ECN NO.**	**Issue Date**	**Orig. of Change**	**Description of Change**
**	111323	02/22/02	CJM	Converted from Galvantech format Change CY part number from CY7C1315A to CY7C1298A
*A	123140	01/19/03	RBI	Add power up requirments to operating conditions information.