PJ6676

25V N-Channel Enhancement Mode MOSFET

FEATURES

- $R_{DS(ON)}$, V_{GS}@10V,I_{DS}@15A=8mΩ
- $R_{DS(ON)}$, V_{GS}@4.5V,I_{DS}@13A=12mΩ

- Advanced Trench Process Technology
- High Density Cell Design For Ultra Low On-Resistance
- Specially Designed for DC/DC Converters
- Fully Characterized Avalanche Voltage and Current
- Pb free product : 99% Sn above can meet RoHS environment substance directive request

MECHANICALDATA

- Case: SOIC-08 Package
- Terminals : Solderable per MIL-STD-750D,Method 1036.3
- Marking : 6676

SOIC-08 Unit: inch (mm)



Maximum RATINGS and Thermal Characteristics (T_A=25°C unless otherwise noted)

PARAMETER	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	25	V
Gate-Source Voltage	V_{GS}	±20	V
Continuous Drain Current	I_D	15	A
Pulsed Drain Current [1]	I_{DM}	50	A
Maximum Power Dissipation T_A=25°C T_A=75°C	P_D	2.5 1.5	W
Operating Junction and Storage Temperature Range	T_J,T_{STG}	-55 to + 150	°C
Avalanche Energy with Single Pulse ID=40A, VDD=25V, L=0.5mH	E_{AS}	400	mJ
Junction-to Ambient Thermal Resistance(PCB mounted)[2]	$R_{\theta JA}$	50	°C/W

Note: 1. Maximum DC current limited by the package
2. Surface mounted on FR4 board, t ≤ 10 sec

PAN JIT RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN,FUNCTIONS AND RELIABILITY WITHOUT NOTICE

PJ6676

ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Units
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	V_{GS}=0V, I_D=250uA	25	-	-	V
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS}=V_{GS}, I_D=250uA	1	-	3	V
Drain-Source On-State Resistance	$R_{DS(on)}$	V_{GS}=4.5V, I_D=13A	-	9.6	12.0	mΩ
Drain-Source On-State Resistance	$R_{DS(on)}$	V_{GS}=10V, I_D=15A	-	6.0	8.0	
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS}=25V, V_{GS}=0V	-	-	1	uA
Gate Body Leakage	I_{GSS}	V_{GS}=±20V, V_{DS}=0V	-	-	±100	nA
Forward Transconductance	g_{fS}	V_{DS}=10V, I_D=15A	30	-	-	S
Dynamic						
Total Gate Charge	Q_g	V_{DS}=15V,I_D=15A,V_{GS}=5V	-	39	-	nC
		V_{DS}=15V, I_D=15A V_{GS}=10V	-	74	-	
Gate-Source Charge	Q_{gs}		-	8.3	-	
Gate-Drain Charge	Q_{gd}		-	14.2	-	
Turn-On Delay Time	$T_{d(on)}$	V_{DD}=15V , R_L=15Ω I_D=1A , V_{GEN}=10V R_G=3.6Ω	-	17.2	21	ns
Turn-On Rise Time	t_{rr}		-	15	17	
Turn-Off Delay Time	$t_{d(off)}$		-	78	90	
Turn-Off Fall Time	t_f		-	30	42	
Input Capacitance	C_{iss}	V_{DS}=15V, V_{GS}=0V f=1.0MH_Z	-	3750	-	pF
Output Capacitance	C_{oss}		-	650	-	
Reverse Transfer Capacitance	C_{rss}		-	500	-	
Source-Drain Diode						
Max. Diode Forward Current	I_s	-	-	-	2.5	A
Diode Forward Voltage	V_{SD}	I_S=2.5A , V_{GS}=0V	-	0.73	1.2	V

Switching Test Circuit



Gate Charge Test Circuit



PJ6676

Typical Characteristics Curves (T_A=25°C, unless otherwise noted)



FIG.1- Output Characteristic



FIG.2- Transfer Characteristic



FIG.3- On Resistance vs Drain Current



FIG.4- On Resistance vs Gate to Source Voltage



FIG.5- On Resistance vs Junction Temperature



FIG.6- Capacitance

PJ6676



Fig.7 - Gate Charge Waveform



Fig.8 - Gate Charge



Fig.9 - Threshold Voltage vs Temperature



Fig.10 - Breakdown Voltage vs Junction Temperature



Fig.11 - Source-Drain Diode Forward Voltage

PJ6676

MOUNTING PAD LAYOUT

SOIC-08 Unit: inch (mm)



ORDER INFORMATION

- Packing information
  T/R - 3K per 13" plastic Reel

LEGAL STATEMENT

Copyright PanJit International, Inc 2006

The information presented in this document is believed to be accurate and reliable. The specifications and information herein are subject to change without notice. Pan Jit makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. Pan Jit products are not authorized for use in life support devices or systems. Pan Jit does not convey any license under its patent rights or rights of others.