

# MU9C8358L Quad 10/100Mb Ethernet Filter Interface

## APPLICATION BENEFITS

- 10/100Mb Ethernet switching, bridging, and remote access at wire speed
- Glueless connection to MUSIC LANCAM and most 10/100Mb Ethernet chip sets
- Offloads all DA/SA processing and management functions from host processor
- Scalable up to eight ports of 100Mb Ethernet sharing a common LANCAM database
- Support station lists from 0.25K up to 32K
- Full support of Unicast, Multicast, and Broadcast frames
- Built-in generic Processor port

## DISTINCTIVE CHARACTERISTICS

- Four industry-standard 10/100Mb MII ports
- Supports station list up to 32K addresses
- Built-in arbitration supports eight 100Mb Ethernet ports
- Port ID identification and MAC Frame Reject signal based on DA search results
- Read search results from the Result port or CPU port
- Hardware support for Tag switching
- Optional automatic learning of new SAs
- Optional automatic Aging and Purging
- 208-pin LQFP package
- 3.3 Volt operation




Figure 1: Block Diagram

---

## GENERAL DESCRIPTION

The MU9C8358L, when configured with MUSIC Semiconductors MU9Cx480B family of LANCAMs, provides a high performance, large capacity Ethernet address processing subsystem for use in Ethernet bridge, switch, or remote access products. The device is designed

to work in multi-port systems that require a common address database for all ports. Built-in arbitration allows two MU9C8358L devices to share a common CAM database, supporting up to eight 100Mb/s Ethernet ports at wire speed.

---

## OPERATIONAL OVERVIEW

Because of the flexibility of the MU9C8358L, the best way to approach the feature set of the device is to first look at a typical Multiport 10/100Mb Ethernet application. The MU9C8358L captures the Destination address (DA) and the Source address (SA) of an incoming Ethernet frame on the MII port. After checking for a frame error or collision, the DA is processed and the result (associated data, usually a port ID) is made available. The SA then is checked, and either learned if new, or aged if already in the list.

### Typical MU9C8358L Application

The MU9C8358L plays an integral role in the example of an Ethernet switching system, shown in Figure 2.

This system can handle up to 32,768 addresses distributed over eight independent, bidirectional 100Mb Ethernet ports by utilizing two MU9C8358L devices and four LANCAMs connected as shown in Figure 1. The system is based on several industry-standard and proprietary busses, which are described in more detail later. The MII bus is "tapped" to collect packet data as it passes from the PHY to the MAC. That data is processed automatically by the MU9C8358L/LANCAM combination. The LANCAM bus is utilized to transfer the DA and SA to the CAMs for comparisons, and to transfer the match results from the CAMs to the MU9C8358L. The results of MU9C8358L/LANCAM data processing are available through the Result bus or through the Processor bus. In addition to the Result bus, there is a serial Tag port per MII port to relay the Tag ID to the system for systems that support Tag switching. The Arbitration bus provides communication between two MU9C8358L devices to service eight MII ports with a shared CAM-based station list.

When the DA is processed, the MU9C8358L first checks if the frame is Unicast, Multicast, or Broadcast. Unicast frames destined for the same collision domain (visible on the same switch port as it came in on) are rejected. Unicast frames that are destined for a different collision domain (visible on a different switch port) are processed by the system. If the DA is found in the CAM database, the port ID associated with it is stored in the Result register. Multicast and Broadcast frames are not processed by the system. Instead they are identified and their classification is stored in the Result register. Once processing completes, the Result register is accessed through the Result port or Processor port.

Provided the frame length is correct, and no errors are detected, the SA is processed. If the SA exists in the CAM database, the time stamp and Port ID are updated. If the SA is not found in the CAM database, the address is learned automatically, along with its Port ID and the current time stamp information.

The built-in arbitration allows all ports equal access to the CAM database. The arbitration scheme gives DA processing the highest-priority, then SA processing. Address processing always has priority over management routines, such as purging aged entries, inserting permanent entries, deleting entries, or reading from the CAM database. Using the 70 ns speed grade CAMs and a 50 MHz system clock, there is sufficient time to support eight DA searches, eight SA searches, and one management routine, within the minimum frame time (about 6.2 $\mu$ S). In addition, the arbitration bus allows the MU9C8358L to be used with future MUSIC devices, sharing a common CAM database.




Figure 2: MU9C8358L Typical Application

# PIN DESCRIPTIONS




Figure 3: Pinout Diagram

## Signal Characteristics

All signals are implemented in CMOS technology with TTL levels. Signal names that start with a slash ("/") are active LOW. Inputs should never be left floating. Pins designated as "Reserved" must not be connected to any external circuitry. Refer to the Electrical Characteristics section for more information.

### MII Interfaces (Ports A through D)

#### RXD[3:0]\_(A–D) (Receive Data, Input, TTL)

RXD[3:0] is the 4-bit MII Receive Data nibble (see Timing Diagrams: Timing Data for RXD, RX\_DV, and RX\_ER).

#### RX\_DV\_(A–D) (Receive Data Valid, Input, TTL)

Data Valid is on RX\_DV; RX\_DV is asserted by the PHY at the beginning of the first nibble of the data frame and deasserted at the end of the last nibble of the frame. It indicates that the data is synchronous to RX\_CLK and is itself synchronous to the clock (see Timing Diagrams: Timing Data for RXD, RX\_DV, and RX\_ER).

#### RX\_ER\_(A–D) (Receive Error, Input, TTL)

RX\_ER indicates a data symbol error in 100Mb/s mode or any other error that the PHY can detect, even if the MAC is not capable of detecting that error (see Timing Diagrams: Timing Data for RXD, RX\_DV, and RX\_ER).

#### RX\_CLK\_(A–D) (Receive Clock, Input, TTL)

RX\_CLK is the receive clock recovered from the data by the PHY. It is equal to 25 MHz in 100Base-X mode or 2.5 MHz in 10Base-X mode.

#### CRS\_(A–D) (Carrier Sense, Input, TTL)

Carrier sense CRS indicates that the medium is active (non-idle) and remains asserted during a collision. For Rx or Tx: CRS is HIGH in 10/100Base-X half-duplex mode; for Rx it is HIGH in repeater, full-duplex, and loopback modes. CRS is not synchronized to RX\_CLK.

#### COL\_(A–D) (Collision, Input, TTL)

Collision detect COL is asserted by the PHY upon detection of a collision on the medium and remains asserted as long as the collision persists. It is HIGH in half-duplex modes and remains HIGH for 1 microsecond following the end of transmission; it is LOW in full-duplex mode. It is asserted in response to signal\_quality\_error message from the PMA in 10Base-X Heartbeat mode.

### Tag Port Interfaces (Ports A through D)

#### REJ\_(A–D) (Reject, Output, TTL)

REJ is the reject packet command issued by the MU9C8358L; the minimum length is 110 nanoseconds.

REJ is driven HIGH to reject a data frame, and can be detected by and responded to by the MAC devices from 2 bit times after SFD to 512 bit times (64 byte times) after SFD. The REJ signal can be made active LOW by setting Bit 0 in the SSCFG register. (See Timing Diagrams: Timing Data for REJ (Base 100.))

#### FRX\_ER\_(A–D) (Frame Error, Output, TTL)

The Forced Receive Error pins provide the logical OR of the RX\_ER and REJ lines for the appropriate MII port (see Timing Diagrams: Timing Data for FRX\_ER in Relation to REJ and RX\_ER).

#### TP\_SD\_(A–D) (Tag Port Data, Output, TTL)

The Tag Port Serial Data pin carries the destination Port ID to external circuitry as soon as it is collected from the CAM (see Timing Diagrams: Timing Data for Tag Ports TP\_DV and TP\_SD).

#### TP\_DV\_(A–D) (Tag Port Data Valid, Output, TTL)

The Tag Port Data Valid pins are driven HIGH for as long as unread data exists for each Destination Port ID. Pins TP\_SD\_A through TP\_SD\_D carry the Destination Port ID (4 bits) to external circuitry as soon as it is collected from the CAM (see Timing Diagrams: Timing Data for Tag Ports TP\_DV and TP\_SD).

## Result Port Interface

See Timing Diagrams: Timing Data for Result Port Interface and Table 1 for the Result Port bit descriptions.

*Note: Although the result data register also can be read through the processor port, it is important to note that the means of retrieving the data must be unique. Therefore, if the user is not using the Result Port Interface, but is reading result data through the processor port, RP\_NXT and RP\_SEL should be pulled low. This ensures that all result data remains in the Result Data register until read through the processor port. RP\_NXT and RP\_SEL should be pulled low to 0 volts through a pull-down resistor (typically 10k ohms).*

### RP[15:0] (Result Port Data, Output, Tri-state, TTL)

The Result Port Data carries the results of recently processed packets detected on the MII ports. See Table 1 for details of the Result Port Data bit descriptions. These are identical to the Result Data register bits.

### RP\_DV (Result Port Data Valid, Output TTL)

The Result Port Data Valid indicates that the RP port carries valid packet data. As long as there is valid packet data, RP\_DV will stay HIGH.

### RP\_NXT (Result Port Next Data, Input, TTL)

The Result Port Next pin brings the next result to the RP bus if RP\_SEL is asserted. If there are no additional results available, the RP\_DV will drop LOW after the time interval specified in the Result Port Timing specification.

### RP\_SEL (Result Port Select, Input, TTL)

The Result Port Select pin controls RP[15:0] and RP\_NXT. RP\_NXT and RP\_SEL are connected by a logical AND. Therefore, RP\_SEL must be HIGH in order for RP\_NXT to bring the next result to the RP bus. RP and RP\_NXT from two MU9C8358L components (eight ports) can be wired together on a common bus in order to run these components in cascade. Refer to Figure 7 on page 21. RP\_SEL can stay continuously HIGH if one MU9C8358L is being implemented. As long as there is valid packet data, RP\_DV will stay HIGH.

## Control Interfaces

See Timing Diagrams: Timing Data for Control Interfaces.

### SYSCLK (System Clock, Input, TTL)

SYSCLK is the user-supplied system clock for synchronous chip operation. Optimum results are achieved when the SYSCLK is 50 MHz, although it may run slower with fewer than 8 ports and with an increased allowance for latency. The duty cycle must be between 45 to 55 percent.

### /RESET (Reset, Input, TTL)

When system Reset is taken LOW, all internal state-machines are reset to their initial state and any data is cleared. All registers are returned to default values. /RESET is synchronous and should be held LOW for a minimum of two SYSCLK cycles. The user must set the LANCAM Segment Control register after asserting /RESET.

### INCR (Increment Time Stamp Counters, Input, TTL)

INCR is a user command to invoke the built-in purge routine. Both STCURR and STPURG 8-bit counters are advanced one count on the rising edge of INCR, and the time stamp stored with each LANCAM entry is compared with STPURG. Matching entries subsequently are purged or deleted. This pin must be configured, if it is required, by setting bit 2 and bit 3 in the System Target (STARG) register. Each counter can be incremented individually through the Processor Port. (see Operational Characteristics: STARG System Target Register Mapping).

**Table 1: Result Port Bit Descriptions**

Bit(s)	Description
15:10	6-Bit Source Port ID
9:8	Packet Type: 00 = Broadcast 01 = Multicast 10 = Unicast 11 = Reserved
7	1= (if Unicast) Match Found
6:1	(if CAM Match Found) 6-Bit Destination Port ID
0	1= (If Match Found) Destination Port = Source Port

## Host Processor Interface

The Host Processor interface is asynchronous to the System Clock. This interface is controlled by the /PCS or /PCSS (whichever is appropriate) and PROC\_RDY signals, which form the handshaking between the processor and the MU9C8358L. This allows the end system to use a processor that runs at a different clock speed than the clock required by the MU9C8358L. See Timing Diagrams: Timing Data for Host Processor Interface.

### /PCS (Processor Port Chip Select, Input, TTL)

Processor Chip Select is taken LOW by the host processor to gain access to the MU9C8358L Port or Chip registers. When two MU9C8358L devices are connected together, each device should have its own independent /PCS signal.

### /PCSS (Processor Port Chip Select System, Input, TTL)

Processor Chip Select System is taken LOW by the host processor to gain access to the MU9C8358L System registers or to access the LANCAM. When two MU9C8358L devices are connected together, the /PCSS inputs should be connected together.

### /WRITE (Processor Port Read/Write, Input, TTL)

Read/Write determines the direction of data flow into or out of the MU9C8358L host processor interface. If /WRITE is LOW, the data is written into the register selected by A[7:0] and /PCS or /PCSS; if HIGH, the data is read from the register selected by A[7:0] and /PCS or /PCSS.

### A[7:0] (Processor Port Address, Input, TTL)

Processor Address bus A[7:0] selects the MU9C8358L register accessed by the host processor.

### D[15:0] (Processor Port Data, Input/Output, Tri-state, TTL)

Processor Data bus D[15:0] is the tri-state processor data bus for the MU9C8358L.

### PROC\_RDY (Processor Port Ready, Output, Tri-state, TTL)

When reading from or writing to any MU9C8358L internal register, the PROC\_RDY tri-state output goes LOW on the falling edge of /PCS or /PCSS. It goes HIGH on the rising edge of the first SYSCLK after /PCS or /PCSS is LOW, to indicate that data is available (read) or data has been accepted (write).

### /INTR (Processor Interrupt, Output, TTL)

/INTR goes LOW to signal that one of the four configurable interrupt conditions have been satisfied. The four separate conditions are configured by setting bits in the appropriate register. /INTR returns HIGH when the appropriate register is read. See Table 2 for details of which interrupt conditions are possible and which register must be read to reset the /INTR pin to HIGH.

**Table 2: /INTR Settings**

Register Required to Select Interrupt Condition	To Clear /INTR, Read	Interrupt Condition
PTARG	RSTAT. Refer to Notes below.	One of the MII ports has parsed an incoming packet. The DA lookup has been performed and the result data is available to be read from the RDAT register.
STARG	SSTAT. Refer to Notes below.	The /FF output from the LANCAM(s) has indicated that the LANCAM is full. When reading the SSTAT register, a full condition is indicated by bit 0 = 0.

#### Notes:

1. RSTAT-/INTR only returns HIGH when all possible result data has been read.
2. SSTAT-/INTR only returns HIGH when the LANCAM has become not full. Therefore, after the SSTAT register read has confirmed the status of the interrupt condition, an entry should be removed from the LANCAM by using the PURGE sequence.

## LANCAM Interface

See Timing Diagrams: Timing Data for LANCAM Interface.

### DQ[15:0] (LANCAM Bus, Input/Output, Tri-state, TTL)

DQ[15:0] tri-state 16-bit bus transfers data or instructions between the MU9C8358L and the LANCAM. When no data or instructions are present on the bus, the bus goes HIGH-Z. These pins have 50-k $\Omega$  internal pull-up resistors.

### /E (LANCAM Bus Enable, Output, Tri-state, TTL)

The /E chip enable is taken LOW to initiate LANCAM activity. On LANCAM read cycles, /E is taken HIGH after the MU9C8358L registers the data. This pin has a 50-k $\Omega$  internal pull-up resistor.

### /W (LANCAM Bus Write, Output, Tri-state, TTL)

The MU9C8358L outputs /W (read/write select) to control the direction of data flow between the MU9C8358L and the LANCAM. If /W is LOW at the falling edge of /E, the MU9C8358L outputs data on the DQ[15:0] bus for the LANCAM as input. When /W is HIGH at the falling edge of /E, the LANCAM outputs data on the DQ[15:0] bus to the MU9C8358L as input.

**/CM (LANCAM Bus Command Mode, Output, Tri-state, TTL)**

The MU9C8358L outputs /CM Data/Command Select to control whether the LANCAM interprets the DQ[15:0] bus contents as command information or data. If both /CM and /W are LOW at the falling edge of /E, the MU9C8358L outputs an instruction for the LANCAM to execute or a value for one of the LANCAM configuration registers. If /CM is LOW while /W is HIGH, then the LANCAM will output data from one of its configuration registers to the MU9C8358L. If /CM is HIGH while /W is LOW, the MU9C8358L will output data for the LANCAM to place in one of its data registers or memory. If /CM is HIGH while /W is HIGH, the LANCAM outputs data from one of its data registers or memory to the MU9C8358L.

**/EC (LANCAM Bus Enable Chain, Output, Tri-state, TTL)**

The Daisy Chain Enable signal performs two functions. The /EC signal enables the LANCAMs /MF output to show the results of a comparison. If /EC is LOW at the falling edge of /E in a cycle, the /MF flag output is enabled; otherwise, /MF is held HIGH. The /EC signal also enables the /MF-/MI daisy chain that serves to select the device with the highest-priority match in a string of LANCAMs.

**/MI (LANCAM Bus Match Flag, Input, TTL)**

The /MI LANCAM Match flag input is used to indicate to the MU9C8358L the conditions of the LANCAM Match flag. The /MF output from the LANCAM should be connected to this pin. If more than one LANCAM is used, /MI should be connected to the /MF pin of the last LANCAM in the daisy chain.

**/FI (LANCAM Bus Full Flag, Input, TTL)**

The /FI LANCAM Full flag input is used to indicate to the MU9C8358L the condition of the LANCAM Full flag. The /FF output from the LANCAM should be connected to this pin. If more than one LANCAM is used, /FI should be connected to the /FF of the last device in the daisy chain.

**/RESET\_LC (Reset LANCAM, Output, TTL) (Slave Instance - No Connection)**

/RESET\_LC is LOW whenever /RESET is LOW. It is taken HIGH only by writing to bit 0 in the System Dynamic Configuration (SDCFG) register. See SDCFG register information. /RESET\_LC is used only on the master device; it is left unconnected on the slave device when two MU9C8358Ls are connected together.

**Arbitration Bus****SYNC (Input/Output, TTL)**

The MU9C8358L configured as MASTER provides this signal as an output. An MU9C8358L configured as a SLAVE uses this signal as input. This signal is not used in a single MU9C8358L application and may be left unconnected. This pin has a 50-k $\Omega$  internal pull-up resistor. See Timing Diagrams: Timing Data for Control Interfaces.

**ARB[2:0] (Arbiter Port, Input/Output, TTL)**

The MU9C8358L configured as MASTER must monitor the attached slave device to determine which device gains access to the CAM in a given processing cycle. These signals are not used in a single MU9C8358L application, and may be left unconnected. These pins have 50-k $\Omega$  internal pull-up resistors. See Timing Diagrams: Timing Data for Control Interfaces.

**JTAG**

Please refer to IEEE Standard 1149.1 for information on using the mandatory JTAG functions. The optional HIGH-Z function is implemented and may be activated by writing 0011 to the JTAG Instruction register.

**/TRST (JTAG Reset, Input)**

The /TRST is the Test Reset pin. It is internally pulled up with a 50-k $\Omega$  resistor. It must be tied to /RESET or tied LOW when the JTAG port is not used.

**TCK (JTAG Test Clock, Input)**

The TCK input is the Test Clock input. It can be tied at a valid logic level 1 when not in use. This pin is internally pulled up with a 50-k $\Omega$  resistor.

**TMS (JTAG Test Mode Select, Input)**

The TMS input is the Test Mode Select input. This pin is internally pulled up with a 50-k $\Omega$  resistor.

**TDI (JTAG Test Data Input, Input)**

The TDI input is the Test Data input. This pin is internally pulled up with a 50-k $\Omega$  resistor.

**TDO (JTAG Test Data Output, Output)**

The TDO output is the Test Data output.

**TESTEN**

This pin is used for internal MUSIC Semiconductor testing only. This pin has a 50-k $\Omega$  pull-up resistor to VDD and may be left as "NO CONNECT" in system applications.

**Power And Ground****VDD, GND (Positive Power Supply, Ground)**

These pins are the power supply connections to the MU9C8358L. VDD must meet the voltage supply requirements in the Operating Conditions section relative to the GND pins, which are at 0 Volts (system reference potential), for correct operation of the device.



# FUNCTIONAL DESCRIPTION

## MU9C8358L Internal Functions

MU9C8358L internal functions are shown in Figure 4. Before discussing the individual blocks, the underlying principles are presented. The network interfaces are monitored for network and data symbol errors. Receive data [RXD] is clocked into a register using the 25 MHz recovered clock for 100Base-X or 2.5 MHz clock for 10Base-X. The Preamble and Start Frame delimiter (SFD) are scanned to locate the Destination address (DA) and the Source address (SA).

An addressing mechanism uniquely identifies each MU9C8358L in a system. The Master MU9C8358L schedules communication with the host processor and the CAM through an arbitration process. Once the system is initialized and configured, highest-priority is given to network traffic.

The LANCTL block generates the command cycles and operational codes to complete CPU-requested actions and network-generated requests. The CPU must initialize the CAM, write the permanent station list, and initiate other housekeeping functions. Network traffic initiates DA filtering, SA learning, and time stamp updates. All state-machines required for real-time operations are implemented in the ASIC hardware; the host CPU runs the non-time-critical initialization routine.

Information on the LANCAM operation and instruction set can be found in the appropriate LANCAM data sheet for each device.




Figure 4: MU9C8358L Functional Block Diagram

### Destination Address Processing

Once configured, the MU9C8358L will extract the DA from the frames that are received through the MII ports. An automatic address processing function is subsequently triggered. Once the DA processing function is triggered, the frame is monitored to detect whether it is a broadcast, multicast, or unicast frame and the appropriate actions are taken. DA processing consists of the following actions:

- Packets are characterized as Broadcast, Multicast, or Unicast types.
- Unicast packets initiate a search of the CAM for existing entries.
- If a DA match is found, the Port ID read from the CAM is compared to the Source Port ID. If the Source Port ID and Destination Port ID match, the frame is rejected. If the Port IDs are different, the Tag information is made available for MACs that support Tag switching, through the Tag port.
- If the MU9C8358L rejects the frame, it asserts the Reject output pin (REJ) and forces the MII RX\_ER output (FRX\_ER) HIGH for the appropriate MII Port. This causes the MAC to discard the frame.
- Once the DA processing function is complete, the MU9C8358L stores the result. This result indicates the characterization of the processed frame. (Broadcast, Multicast, or Unicast) and the Source Port ID. Additionally, if a unicast frame was processed, the result of the search and the port ID of the DA is also stored. Finally, the detail of whether the Destination port and the Source port are identical is also stored.
- The result of DA processing may be read in two ways. An interrupt may be sent to the host processor indicating that there is a result available. The host processor would read the result from an internal Result Data register. Alternatively, external circuitry can monitor the status of the Result Port Data valid (RP\_DV) output pin. This output indicates that there is a result available in the internal register, which can be read through the Result port. The external circuitry can read the data by asserting the Result Port Select (RP\_SEL) pin. Assertion of Result Port Next (RP\_NXT) clears the value and advances the next entry if there is one available.

### Source Address Processing

Once configured, the MU9C8358L also will perform SA processing functions after the address information has been extracted from a received frame. The SA of each arriving frame is stored by the MU9C8358L for further processing, along with the ID of the port on which it arrived, and the current time stamp. Note that at start-up, permanent addresses and Port IDs are loaded into the LANCAM through the CPU port; as message traffic proceeds, new addresses are learned and added to the LANCAM database, and aged addresses are purged. SA processing consists of the following actions:

- The SA field is collected and temporarily stored. Note the SA cannot be a Broadcast or Multicast address by definition.
- When the complete packet has arrived, the CRC field is checked and the length of the packet is checked (if the CRC facility is enabled and the packet is 10 Base - X). Any errors result in no further SA processing.
- If the packet did not contain any errors (or the CRC check facility is disabled), the SA field is compared with the address fields that are stored in the LANCAM.
- If a match is found, the Port ID and time stamp for that entry are updated. If no match is found, the SA is added to the CAM, along with the current time stamp and the Port ID assigned to that particular Source port.


See the PCFG registers section for more information on the CRC check facility.

**MAC Address Storage**

When the MU9C8358L performs an SA processing function, it automatically extracts the MAC address from the packet. The database is searched and the MAC address is added to the LANCAM database if necessary. Similarly, when a DA processing function is performed, the MU9C8358L automatically searches the database for the extracted DA MAC address.

It is important that the user is aware of the byte ordering of the 48-bit MAC address when it is stored in the LANCAM database. This is because the user must byte-order MAC addresses identically when a database entry is to be manually added or deleted. Similarly, if the user wishes to read out a MAC address, they also should be aware of the byte ordering when the relevant data registers are read.

Throughout this data sheet MAC addresses are shown as bit 47 being the most significant bit, which is placed on the left. Similarly, bit 0 is shown as the least significant bit and placed on the right. Using this notation, the Individual/Group (I/G) bit subfield would be shown as bit 40. This bit would be the first bit of an address transmitted onto the serial network and also the first bit received. The IEEE 802.3 refers to the I/G bit subfield as bit 0. If the bit is set to 1, it indicates that the address is a group address. Conversely, if the bit is set to 0, it indicates it is an individual address. Figure 5 shows a typical 48-bit MAC address used in Ethernet or IEEE 802.3 networks.



**Figure 5: MAC Address Byte Order**

If the MAC address shown in Figure 5 is added to the database by the MU9C8358L, it is stored as follows:


- Segment 3 = 6002h
- Segment 2 = 128Ch
- Segment 1 = 5634h
- Segment 0 = Associated data (permanent bit, time stamp and port ID)

If the user wishes to use the built-in routines to manually add, delete, or read MAC addresses from the database, the System CAM Word registers (SCDW) are used as shown in Figure 6. It shows how the MAC address, used as an example in Figure 5, would be transferred using the SCDW registers.

If the user intended to delete the MAC address, the SCDW registers would be written as shown in item 1 and the SDO\_DELETE routine would be invoked.

If the user intended to add the address manually, the SCDW registers would be written as shown in item 2 and the SDO\_ADD routine would be invoked.

Finally, if the user intended to read an entry, the SDO\_READ routine would be invoked and the address would be read from the SCDW registers as shown in item 3. The built-in routines are explained more fully later in this document.



**Figure 6: SCDW Register Order**

## Functional Blocks

The MU9C8358L building blocks are shown in Figure 4, and their functions are described by the following.

### MII Interface (MII Ports A through D)

The incoming asynchronous receive data is registered for subsequent processing. MU9C8358L internal processing is synchronous with the system clock.

### Tag Port Interface (Tag Ports A through D)

Rejection of a packet is indicated by the assertion of REJ. The FRX\_ER line, which otherwise reflects the state of the RX\_ER pin, is forced to HIGH at the same time. If the DA is matched in the LANCAM, the TP\_DV pin is asserted and the destination port ID, high-order bit first, is clocked out through the TP\_SD pin transitioning after the RX\_CLK rising edge.

### MAC

This block performs tasks that are a subset of the Ethernet MACs. It detects errors, (CRS, COL, RX\_ER, and Runt Frame), determines the start of frame, parses addresses, computes the CRC for 10Base-X packets, and formats the 4-bit nibbles into 48-bit SA and DA registers.

### Arbiter

The arbiter performs prioritization of internal functions and resource allocation. The arbiter allows two MU9C8358Ls to be cascaded and to share a single CAM database. The arbitration scheme requires that one MU9C8358L be the master and the other be the slave. Setting the bits 2–0 in the CHIPROL register to 000 identifies the Master. The MU9C8358L will function either as a Master or a Slave, and arbitration is transparent to the user.

### LANCAM Sequencer (LANCTL)

The sequencer is a state machine that generates the control signals required for CAM read and write cycles, and multiplexes appropriate data and operational codes to LANCAM data lines.

The sequencer operations are:

- Execute LANCAM cycles for CPU port
- DA processing
- SA processing
- Purging of aged entries
- Add Permanent Entries to LANCAM database
- Delete Entries from LANCAM database
- Read Entries from the LANCAM database.

### FIFO and Result Port

When the DA sequence is executed, the result is stored in a FIFO for later collection by either the CPU over the Processor Bus from the Result register, or by external hardware attached to the Result port.

### Initialization

At power-up or after a hardware reset, the host processor should download the LANCAM configuration and register contents to enable the LANCAM to operate as required.

The LANCAM initialization and configuration that is downloaded by the CPU should do the following: The individual Page Address registers of each LANCAM in the LANCAM chain should be set with appropriate values. The Foreground Register set should be set to allow normal DA and SA filtering. This involves setting the Control, Segment Control, and Mask registers to suit. The Background Register set should be set to allow the background management tasks to be preformed. This involves setting the Control, Segment Control, and Mask registers to suit. The LANCAM should be configured to store 48-bit MAC addresses in segments 3–1 and the associated data in segment 0. The allocation of bits in the 16-bit associated data segment is specified in the description of the SCDW0 Association Data register. A full description of the configuration routine required for a typical eight port switch is given in AN-N24: Using the MU9C8358L Quad 10/100 Mb Ethernet Filter Interface in Switch Applications.

### Permanent Station Address

Using the Add Entry routine, the nonvolatile station list can be added to the LANCAM by the host processor. The Associated Data bit 15 is set to 1, to indicate a permanent entry. Permanent entries are removed only with the Delete Entry routine.

### Management

The Delete Entry and Read Entry routines are available for database maintenance and housekeeping. Although permanent addresses cannot be purged, they can be deleted using the management Delete Entry routine.

### Aging and Purging

Time stamps are added automatically to the LANCAM entries by the MU9C8358L. Two counters are provided to store the current and purge time stamps. The Current Time Stamp is the 8-bit value that automatically is added or updated when a SA processing function is completed. The Purge Time stamp is the 8-bit value that is compared with the 8-bit time stamps stored with the LANCAM entries during purges. The initial value of the counters are STPURG = 01H and STCURR = 00H. The counters may be incremented individually through the CPU commands.

Either the CPU or the external INCR pin can increment both counters simultaneously. Whenever STPURG is incremented, a purge operation is initiated. The counters roll-over so the times should be thought of as slots to be used and reused in a round-robin fashion.

The existence of two counters (time stamps) allows the data-aging rate to be varied according to network traffic density. When the difference between the counters is large (default), the address data is purged less frequently; shrinking the counter difference causes the data to age sooner. Incoming SAs are time stamped or updated with the current value of STCURR. Older entries time stamped with the same value as STPURG are purged upon the increment of STPURG. The permanent address database built using the Add routine is not affected by time stamps.

The data age gap is effectively the length of time an entry will exist in the LANCAM database if it is not updated. This gap is the difference between the STCURR and STPURG counter. When network traffic is low, STCURR may be increased in order to increase the length of time an entry will exist. When network traffic is high, STPURG may be increased in order to decrease the length of time an entry will exist. When STPURG is incremented older entries are also purged from the database if their time stamp matches STPURG.

STCURR and STPURG may be incremented simultaneously to keep the data age gap constant and to purge the older entries from the database.

To maintain "current" time, STCURR is advanced in any one of the three ways:

1. The CPU issues an increment STCURR command. Only the STCURR counter is increased.
2. The CPU issues an increment STCURR and STPURG command. Both counters are increased simultaneously.
3. The INCR pin is asserted. Both counters are increased simultaneously.

To maintain "purge" time and to purge aged CAM entries, STPURG is advanced in any one of the three ways:

1. The CPU issues an increment STPURG command. Only the STPURG counter is increased.
2. The CPU issues an increment STCURR and STPURG command. Both counters are increased simultaneously.
3. The INCR pin is asserted. Both counters are increased simultaneously.

If the STPURG value was incremented, the MU9C8358L initiates a purge operation using the new STPURG value. STPURG should never be incremented to equal STCURR.

The time stamping of LANCAM entries and the procedure required to initiate a purge is explained as follows:

1. Incoming SAs to be learned are associated with the most recent STCURR value. The time stamps of each SA already in the CAM database is updated to STCURR, each time a packet with that SA is processed.
2. STPURG and STCURR are advanced as described earlier to purge entries that have the same time stamp value as STCURR.

### Aging and Purging Example

This example begins with the initial defaults, STCURR = 00H and STPURG = 01H. As packets arrive, learned or refreshed, SAs are labeled with STCURR = 00H. (At that moment STPURG = 01H). Increment, either hardware or software initiated, results in STCURR = 01H and STPURG=02H.

A purge operation is initiated that eliminates all CAM entries with time stamp = 02H. The oldest entries (SAs) that have not been updated in 255 increment times are purged automatically without further involvement.

If the CAM Full flag is asserted, an interrupt (if configured) to the CPU is generated. Assume that STCURR = F0H, and STPURG = F1H. The CPU may initiate an increment STPURG operation so that older entries may be purged. This increases the value of STPURG to F2H. A purge operation is initiated that will eliminate all CAM entries with time stamp = F2H.

The CPU should monitor the System Status register, and if the CAM is still full, the operation can be repeated until entries are purged and the CAM Full flag is de-asserted.

Assume that STPURG was incremented 128 times. This would purge the oldest half of the time stamp values and thus, reduce the maximum age to half the previous 255. This is accomplished without changing STCURR.

### CRC and Other Data Integrity Checks

For 10Base-X packets, a 32-bit cyclic redundancy check is calculated from the data frame (exclusive of the preamble and start frame delimiter) and compared to the frame check sequence (FCS). This check is only performed if the PCFG register for the appropriate port is set accordingly to enable the facility.

Also, according to the MII interface specifications, the RX\_ER, CRS, and COL signals are monitored and error conditions are recognized. If any error is identified, the source address is not processed. This is intended to maintain the integrity of the LANCAM database.

## SOFTWARE MODEL

### System Registers

One set of registers is available to address up to two MU9C8358L components and their attached LANCAMS as a single system. The application decodes one range of addresses to produce a Processor Chip Select System

signal (/PCSS) that is shared among all MU9C8358L components. The lowest address in this application-defined address range, shown in Table 3, is referred to as SYSTEM\_BASE.

**Table 3: System Registers**

Name	R/W	Description	Address	Default Setting
SSTAT	R	System Status	SYSTEM_BASE + 0H	N/A
SSCFG	W	System Static Configuration	SYSTEM_BASE + 1H	0000H
SDCFG	W	System Dynamic Configuration	SYSTEM_BASE + 2H	0H
STARG	W	System Targets	SYSTEM_BASE + 3H	0H
SCDW0	R/W	CAM Data Word 0	SYSTEM_BASE + 5H	N/A
SCDW1	R/W	CAM Data Word 1	SYSTEM_BASE + 6H	N/A
SCDW2	R/W	CAM Data Word 2	SYSTEM_BASE + 7H	N/A
SCDW3	R/W	CAM Data Word 3	SYSTEM_BASE + 8H	N/A
STPURG	R	Time Stamp to Purge	SYSTEM_BASE + 9H	01H
STCURR	R	Time Stamp Current	SYSTEM_BASE + AH	00H
SMXSADACYC	W	Max SA/DA Cycle	SYSTEM_BASE + CH	20H
SCSWB	R	CAM Status Word B	SYSTEM_BASE + DH	N/A
SCSWA	R	CAM Status Word A	SYSTEM_BASE + EH	N/A
SSAU	W	SA Update Op-Code	SYSTEM_BASE + 10H	0368H
SSAL	W	SA Learn Op-Code	SYSTEM_BASE + 11H	0334H
SLCCS	W	LANCAM Control Signals	SYSTEM_BASE + 12H	0FH
SDO_DELETE	W	Perform Delete Sequence	SYSTEM_BASE + 20H	N/A
SDO_ADD	W	Perform Add Sequence	SYSTEM_BASE + 21H	N/A
SDO_READ	W	Perform Read Sequence	SYSTEM_BASE + 24H	N/A
SDO_INCTS	W	Perform Increment STCURR Sequence	SYSTEM_BASE + 26H	N/A
SDO_INCPR	W	Perform Increment STPURG Sequence	SYSTEM_BASE + 27H	N/A
SDO_INCTSPR	W	Perform Increment STCURR & STPURG Sequence	SYSTEM_BASE + 28H	N/A
SDO_SETADD	W	Perform SetAddr. Sequence	SYSTEM_BASE + 29H	N/A

### System Status Register

The System Status register (SSTAT) provides a CPU visibility into the state of the LANCAM array. The /FF bit indicates the current state of the Full Flag output of the LANCAM array. The /MF bit indicates the Match Flag output of the LANCAM array.

**Table 4: SSTAT: System Status Register Mapping**

Bit(s)	Name	Description
0	/FF	Full Flag from LANCAM array
1	/MF	Match Flag from LANCAM array

### System Static Configuration Register

The System Static Configuration register (SSCFG) allows the CPU to configure the LANCAM array. These are set and forget values. The CAM\_SPD sets the controller to match the speed grade of the LANCAM components

attached. A 50 MHz clock is assumed. The INV\_REJ bit configures all REJ ports A through D to be active LOW instead of active HIGH.

**Table 5: SSCFG: System Static Configuration Register Mapping**

Bit(s)	Name	Description
3:1	CAM_SPD	000 = 120 ns 001 = 90 ns 010 = 70 ns 011 = RESERVED 100 = RESERVED 101 = RESERVED 110 = RESERVED 111 = RESERVED
0	INV_REJ	0 = Active HIGH 1 = Active LOW

### System Dynamic Configuration Register

The System Dynamic Configuration Register (SDCFG) allows the CPU to control the MU9C8358L /RESET\_LC output pin. This pin normally would be connected to the /RESET input of all the LANCAMs in a chain of LANCAMs. When the RST\_CAM bit is logic 0 the /RESET\_LC output is LOW and when the RST\_CAM bit is logic 1 the /RESET\_LC output is HIGH. Note that if a hardware reset is performed by taking the MU9C8358L /RESET input LOW, /RESET\_LC is asserted LOW. However, once /RESET has been taken HIGH, /RESET\_LC remains LOW, holding the LANCAM(s) in the reset condition. The RST\_CAM bit must be set to 1 to return /RESET\_LC HIGH and hence allow the LANCAMs to operate normally.

**Table 6: SDCFG: System Dynamic Configuration Register Mapping**

Bit(s)	Name	Description
0	RST_CAM	0 = Reset 1 = Normal operation

### System Target Register

The System Target Register (STARG) allows the CPU to determine how events are to be handled. The INCR\_PIN bits enable or disable to INCR hardware input. The EN\_FF\_INT bits enable or disable whether the LANCAM /FF output produces an interrupt when the LANCAM is full.

**Table 7: STARG: System Target Register Mapping**

Bit(s)	Name	Description
3:2	INCR_PIN	00 = Disable INCR pin 01 = RESERVED 10 = RESERVED 11 = Enable INCR pin
1:0	EN_FF_INT	00 = Disable /FI interrupt 01 = RESERVED 10 = Enable /FI interrupt 11 = RESERVED

### System CAM Word Registers

When using the series of built-in routines, the SCDW registers are used to transfer data. The bit mapping is different for each routine. Please refer to the appropriate mapping for the relevant routine. Also refer to the MAC Address Storage section on page 11.

**Table 8: SCDW: Data Mapping**

Name	Contents	
	SDO_DELETE Sequence	Other Routines
SCDW0 [15:0]	MAC_AD [15:0]	Associated data
SCDW1 [15:0]	MAC_AD [31:16]	MAC_AD [15:0]
SCDW2 [15:0]	MAC_AD [47:32]	MAC_AD [31:16]
SCDW3 [15:0]	Not used	MAC_AD [47:32]

During the LANCAM initialization and configuration process, SCDW0 is used with SLCCS to configure the LANCAMs. When SCDW0 is used to transfer associated data, the bit mapping is as shown.

**Table 9: SCDW0: Associated Data Register Mapping**

Bit(s)	Name
7:0	Time_Stamp
13:8	Port_ID
14	Reserved
15	Permanent

### System Time Stamp Purge Register

The System Time Stamp Purge register (STPURG) stores the purge time stamp value. It is a read-only register, but it may be incremented by writing an arbitrary value to the SDO\_INCPUR register.

**Table 10: STPURG: System Time Stamp Purge Register Mapping**

Name	Location
Purge Time Stamp Initial Value = 01H	Bits [7:0]

### System Time Stamp Current Register

The System Time Stamp Current register (STCURRE) stores the current time stamp value. It is a read-only register, but it may be incremented by writing an arbitrary value to the SDO\_INCTS register.

**Table 11: STCURRE: System Time Stamp Current Register Mapping**

Name	Location
Current Time Stamp Initial Value = 00H	Bits [7:0]

**System Maximum SA/DA Cycles Register**

This register establishes the number of clock cycles that DA and SA operations will take. This is based on the speed of the attached LANCAM components.

**Table 12: SMXSADACYC: System Maximum SA/SD Cycles Register Mapping**

Bit(s)	Name	Description
5:0	CAM_SPD	27H = 120 ns 25H = 90 ns 20H = 70 ns others = RESERVED

**System Status Word Registers**

The Status Word registers store the 32-bit LANCAM status register value after the LANCAM entry read routine is performed.

- SCSWA stores the lower 16 bits of the status register
- SCSWB stores the upper 16 bits.

**Table 13: SCSW: System Status Word Register Mapping**

LANCAM Status Register Bits	Register
15:0	SCSWA [15:0]
31:16	SCSWB [15:0]

**System SA Op-Code Registers**

The SA Op-Code registers store the LANCAM Op-Code values required when the MU9C8358L performs the automatic SA search routine.

- SSAU stores the code required to update an SA
- SSAL stores the code required to learn an SA.

These registers have the default values required to perform the routines described in Built-in Routines.

**Table 14: SSA: System SA Op-Code Register Mapping**

Bit(s)	Register	Default Op-Code
5:0	SSAU	0368H MOV_HM CR, MR1
5:0	SSAL	0334H MOV_NF CR, V

**System LANCAM Control Register**

The System LANCAM Control register enables the host CPU to initialize and configure the LANCAMs. During normal system operation bit 4 should be set to zero to disable the LANCAM control bits.

When the host CPU wishes to write to the LANCAM (at initialization) bit 4 is set to one while setting bits 3–0 to the values required for a LANCAM data or command cycle. The data or command to be transferred to the LANCAM should be loaded into the SCDW0 register prior to the cycle being initiated. Each LANCAM cycle is a four step process and is described as follows:

1. Load SCDW0 with 16-bit data or command.
2. Load SLCCS with cycle value to take /E HIGH.
3. Load SLCCS with cycle value to take /E LOW.
4. Load SLCCS with cycle value to take /E HIGH. For example a TCO CT command cycle would be SCDW0 = 0200H, SLCCS = 19H, 11H, 19H.

**Table 15: SLCCS: System LANCAM Control Signal Mapping**

Bit(s)	Name	Description
0	/EC	Enable Chain
1	/CM	Command Mode
2	/W	READ/WRITE
3	/E	Enable
4	Enable	0 = > (Normal Operation) Disable Bits [3:0] 1 = > Processor Port CAM access

**System Command Registers**

The System Command registers allow the CPU to execute transactions applied to a LANCAM array. There are seven command registers and they have the prefix SDO. Each register is used to initiate a built-in routine that allows general LANCAM housekeeping tasks to be performed. The housekeeping sequence is initiated by writing any arbitrary value to the appropriate register.

Descriptions of the routines performed when SDO\_ADD, SDO\_DELETE, SDO\_READ, and SDO\_SETADD are accessed as shown in Built-in Routines. SDO\_INCTS, SDO\_INCPR, and SDO\_INCTSPR control the time stamp counters. SDO\_INCPR and SDO\_INCTSPR also cause the purge routine described in Built-in Routines to be initiated. The MU9C8358L may hold PROC\_RDY inactive if it is processing any high-priority DA and SA searches. The registers and their address values are found in Table 3.



## Chip Registers

The system should decode one unique range of addresses to produce an individual chip select (/PCS) signal for each MU9C8358L component. The lowest address in this application-defined address range is referred to as CHIP\_BASE. One set of these registers is available for each MU9C8358L in a system. Table 20 shows the Chip registers and their address values.

### Chip Role Register

The Chip Role register stores the designation of each MU9C8358L. When two MU9C8358Ls are chained together the device that is hardware configured as the MASTER device must have this register loaded with 000H. The other MU9C8358L must be designated as the SLAVE and be loaded with any other value other than 000H. When only one MU9C8358L is used it must be designated as MASTER.

*Note: Any access to the System registers using /PCSS are ignored until this register is properly set. This occurs because the CHIPROL register always defaults to a SLAVE designation. Therefore, the system software MUST configure the CHIPROL register(s) before any System register accesses are made.*

**Table 16: CHIPROL: Chip Role Register Mapping**

Bit(s)	Name	Function	Description
2:0	CHIPROL	Chip Role	000 = Master All Others = Slave

### Chip Version Register

The Chip Version register stores the version of the chip. The value of this read-only register will be incremented for each subsequent release.

**Table 20: Chip Registers**

Name	R/W	Description	Address	Default Settings
CHIPROL	W	Chip Role	CHIP_BASE + 1H	1H
CHIPVER	R	Chip Version	CHIP_BASE + 2H	01H
RSTAT	R	Result Status	CHIP_BASE + 3H	N/A
RDAT	R	Result Data	CHIP_BASE + 4H	N/A

**Table 17: CHIPVER: Chip Version Register Mapping**

Bit(s)	Name	Description
4:0	CHIPVER	Chip Version

### Result Status Register

The Result Status register is used to convey whether the Result Data register stores any valid result data. Reading this register resets the /INTR pin if it was asserted because of result data being processed (after all valid result data is read).

**Table 18: RSTAT: Result Status Register Mapping**

Bit(s)	Name	Description
0	RDATA	1 = Result Data available 0 = No Result Data

### Result Data Register

The Result Data register stores the result of the automatic SA and DA processing.

**Table 19: RDAT: Result Data Register Mapping**

Bit(s)	Name	Description
15:10	Source Port ID	6-bit Port ID
9:8	Packet Type	00 = Broadcast 01 = Multicast 10 = Unicast 11 = RESERVED
7	Match Found	0 = Match Not Found 1 = Match Found
6:0	Destination Port ID	6-bit Port ID

### Port Registers

Each MU9C8358L supports four ports. Those ports are addressed as an offset to the CHIP\_BASE for the MU9C8358L in which they are implemented. Table 23 shows the Port registers and their address values.

#### Port ID Register

The Port ID register (A through D) stores the ID associated with each of the four ports in a MU9C8358L. The 6-bit value is the value added to LANCAM entries when the SA search routine is performed. It is important to note that when two devices are used to provide support for eight ports, the eight Port\_ID registers are given different values.

**Table 21: PID: Port ID Register Mapping**

Bit(s)	Name	Description
5:0	PORT_ID	6-Bit Port ID

### Port Configure Register

The Port Configure register (A through D) enables or disables the 10Base - X CRC check facility. If the facility is enabled, 10Base - X packets found to have CRC errors will not have their Source address processed. If the facility is disabled, the Source address of 10Base - X packets are processed regardless of CRC errors, assuming the PTARG register is configured appropriately.

This register only enables a CRC check for 10Base - X packets. The facility should be disabled (bit 1=0) for 100Base - X packets.

**Table 22: PCFG: Port Configure Register Mapping**

Bit(s)	Name	Description
0	RESERVED	Write 0
1	Enable CRC Check	0 = Disable (default) 1 = Enable

**Table 23: Port Registers**

Name	R/W	Description	Address	Default Setting
PID_A	W	Port ID A	CHIP_BASE + 40H	0H
PCFG_A	W	Configure Port A	CHIP_BASE + 41H	0H
PTARG_A	W	Target Port A	CHIP_BASE + 42H	0H
Reserved	N/A	Reserved	CHIP_BASE + 43H to CHIP_BASE + 47H	N/A
PID_B	W	Port ID B	CHIP_BASE + 48H	1H
PCFG_B	W	Configure Port B	CHIP_BASE + 49H	0H
PTARG_B	W	Target Port B	CHIP_BASE + 4AH	0H
Reserved	N/A	Reserved	CHIP_BASE + 4BH to CHIP_BASE + 4FH	N/A
PID_C	W	Port ID C	CHIP_BASE + 50H	2H
PCFG_C	W	Configure Port C	CHIP_BASE + 51H	0H
PTARG_C	W	Target Port C	CHIP_BASE + 52H	0H
Reserved	N/A	Reserved	CHIP_BASE + 53H to CHIP_BASE + 57H	N/A
PID_D	W	Port ID D	CHIP_BASE + 58H	3H
PCFG_D	W	Configure Port D	CHIP_BASE + 59H	0H
PTARG_D	W	Target Port D	CHIP_BASE + 5AH	0H
Reserved	N/A	Reserved	CHIP_BASE + 5BH to CHIP_BASE + 5FH	N/A

### Port Target Register

The Port Target registers (A through D) allow the operating conditions of each port to be set. Bits 3-0 are reserved and should be set to 0H. Bits 5-4 determine what action is taken after the DA is extracted from a frame that

was received on the appropriate MII port. Bits 7-6 determine what action is taken after the SA is extracted from a frame that was received on the appropriate MII port.

**Table 24: PTARG: Port Target Register Mapping**

Bit(s)	Name	Description
7:6	SA	00 = SAs are ignored 01 = SAs are processed 10 = RESERVED 11 = RESERVED
5:4	DA	00 = DAs are ignored 01 = DAs are processed 10 = DAs are processed and trigger a CPU interrupt 11 = RESERVED
3:0	RESERVED	Must be set 0H. All other values: RESERVED

## Built-In Routines

The MU9C8358L contains seven built-in routines that can be invoked or triggered by writing any arbitrary value to the appropriate System Command register.

- Five built-in routines that perform general system management functions.
- Two routines that alter the data-age gap between the two time stamp counters.

Details of the built-in routines that are performed when invoked can be found in Applications: Built-In Routines. Details of the appropriate register for each routine can be found in Operational Characteristics: Software Model-System Registers. Each of the seven routines is explained below.

### Increment the Current Time Stamp

Initiate the STCURRE increment sequence by writing any arbitrary value to SDO\_INCTS.

### Increment the Purge Time Stamp

Initiate the STPURG increment sequence by writing any arbitrary value to SDO\_INCPUR.

### Increment the Current Time Stamp and Purge Time Stamp

Initiate the STCURRE and STPURG increment sequence by writing any arbitrary value to SDO\_INCTSPUR.

### Initiate Delete Sequence

1. Write the address to be deleted into System Command Data Word (SCDW) 2, 1, and 0. Bits 47–32 should be written into SCDW 2, bits 31–16 into SCDW1, and bits 15–0 into SCDW0.
2. Initiate the delete sequence by writing any value to the SDO\_DELETE register.

### Initiate Add Sequence

1. Write the address to be added into System Command Data Word (SCDW) 3, 2, and 1. Bits 47–32 should be written into SCDW 3, bits 31–16 into SCDW2, and bits 15–0 into SCDW1.

2. Write the associated data for this entry into SCDW0. The port ID should be set in bits 13–8 and bit 15 should be set HIGH if the entry is to be permanent.

3. Initiate the add sequence by writing any value to the SDO\_ADD register.

### Initiate Set Address Sequence

1. Write the desired address of the CAM entry to be read into SCDW0.
2. Initiate the set address sequence by writing any value to the SDO\_SETADD register.

*Note:* This sequence should be initiated prior to the read entry sequence being initiated in order to specify the address that should be read.

### Initiate Read Entry Sequence

1. Write the Page Address to the CAM device to be read into SCDW0. This should match the value that was configured during any CAM configuration routine.
2. Initiate the read entry sequence by writing any value to the SDO\_READ register.
3. The specified entry can be read from SCDW3, 2, and 1 and the associated data can be read from SCDW0. Bits 47–32 should be read from SCDW 3, bits 31–16 from SCDW2, and bits 15–0 from SCDW1.
4. The CAM Status Register bits 31–16 associated with the entry can be read from the System CAM Status Word B (SCSWB) register.
5. The CAM Status Register bits 15–0 associated with the entry can be read from the System CAM Status Word A (SCSWA) register.

*Note:* This sequence should be initiated in conjunction with the set address sequence in order to specify the address that should be read. If successive entries are to be read, SDO\_SETADD is used only once as the CAM Address register will increment automatically.

## APPLICATIONS

### Cascading Two MU9C8358L Components

Two MU9C8358L devices may be connected together to support eight 10/100Mb ports. When this is done, one device is hardwired as the Master and the other is hardwired as the Slave. The Master device supplies the RESET\_LC output to the LANCAM device(s). Each MU9C8358L has its own /PCS input to allow the host processor to configure its Chip and Port registers. Figure 7 shows the required connections for cascading two devices. Both devices share the same /PCSS input that allows the

system registers to be configured. When the host processor is accessing the system registers, the Master responds to all the commands, whereas the Slave only responds to a subset of the commands. For example, only the Master device will configure the LANCAM database and run management routines. The Slave device needs to respond to configuration register writes and reads, time stamp register writes and increments, and Result register reads.





Figure 7: Cascading Two MU9C8358L Components

**Cascading LANCAMs**

The MUSIC MU9Cx480B LANCAM family can be vertically cascaded to allow long station lists to be implemented. The MU9C8358L LANCAM interface timing allows up to four LANCAMs to be cascaded as shown in Figure 8.

When LANCAMs are cascaded in this way, the system Full and Match flags are connected to the MU9C8358L /FI and /MI inputs respectively. Please refer to the LANCAM B Family data sheet for a comprehensive description of the device.



**Figure 8: Cascading LANCAMs**

## Built-In Routines

The MU9C8358L contains built-in LANCAM routines that perform all the necessary LANCAM operations. The DA and SA search routines are performed automatically by the device in order to provide the search result and

update the address table. The other routines are invoked as described in Operational Characteristics: Built-in Routines.

### Definitions:

aaaaH = CAM Address value (Hexadecimal)

ddddH = Data value (Hexadecimal)

ppppH = CAM Page Address value (Hexadecimal)

xxxxH = "Don't Care"

### Destination Address Search Routine

Line	/CM	/W	/E Cycle	/EC	Mnemonic	DQ(15:0)	Description
1	H	L	Short	H		xxxxH	Dummy write to Segment 0
2	H	L	Short	H		ddddH	Write 1st 16 bits to Segment 1
3	H	L	Short	H		ddddH	Write 2nd 16 bits to Segment 2
4	H	L	Long	L		ddddH	Write 3rd 16 bits to Segment 3 and compare
5	H	L	Long	H		ddddH	Read Associated Data, FFFFH is no match

### Source Address Search Routine

Line	/CM	/W	/E Cycle	/EC	Mnemonic	DQ(15:0)	Description
1	H	L	Short	H		ddddH	Write Perm bit, Port ID, and TS to Segment 0
2	H	L	Short	H		ddddH	Write 1st 16 bits to Segment 1
3	H	L	Short	H		ddddH	Write 2nd 16 bits to Segment 2
4	H	L	Long	L		ddddH	Write 3rd 16 bits to Segment 3 and compare

If match is found, Learn new address.

Line	/CM	/W	/E Cycle	/EC	Mnemonic	DQ(15:0)	Description
5a	L	L	Long	H	MOV_HM, CR,MR1	0368H	Move to Highest match through MR1 to update Time Stamp and Port ID. This command resides in SSAU (see System Op-Code Registers).

If no match is found, Learn new address.

Line	/CM	/W	/E Cycle	/EC	Mnemonic	DQ(15:0)	Description
5b	L	L	Long	H	MOV_NF,CR,V	0334H	Move SA to Next Free with Time Stamp and Port ID. This command resides in SSAL (see System Op-Code Registers).

### Purge on Time Stamp Routine

Line	/CM	/W	/E Cycle	/EC	Mnemonic	DQ(15:0)	Description
1	L	L	Short	H	SBR	0619H	Select Background Register set
2	H	L	Long	H		ddddH	Purge time stamp value and compare
3	L	L	Long	H	VBC_ALM,E	043DH	Mark all matching entries "Empty"
4	L	L	Short	H	SFR	0618H	Select Foreground Register set

**Add Permanent Entry Routine**

Line	/CM	/W	/E Cycle	/EC	Mnemonic	DQ(15:0)	Description
1	H	L	Short	H		ddddH	Write Perm Bit and Port ID to Segment 0
2	H	L	Short	H		ddddH	Write 1st 16 bits to Segment 1
3	H	L	Short	H		ddddH	Write 2nd 16 bits to Segment 2
4	H	L	Short	H		ddddH	Write 3rd 16 bits to Segment 3
5	L	L	Long	H	MOV_NF,CR,V	0334H	Move to Next Free

**Delete Entry Routine**

Line	/CM	/W	/E Cycle	/EC	Mnemonic	DQ(15:0)	Description
1	H	L	Short	H		xxxxH	Dummy Write to Segment 0
2	H	L	Short	H		ddddH	Write 1st 16 bits to Segment 1
3	H	L	Short	H		ddddH	Write 2nd 16 bits to Segment 2
4	H	L	Long	L		ddddH	Write 3rd 16 bits to Segment 3 and compare
5	L	L	Long	H	VBC_HM,E	042DH	Set Highest Match to "Empty"

**Set Address Register Routine**

Line	/CM	/W	/E Cycle	/EC	Mnemonic	DQ(15:0)	Description
1	L	L	Short	H	SBR	0619H	Select Background Register set
2	L	L	Short	H	TCO_AR	0220H	Target Address register
3	L	L	Short	H		aaaaH	Address value
4	L	L	Short	H	SFR	0618H	Select Foreground Register set

**Read Entries Routine**

Line	/CM	/W	/E Cycle	/EC	Mnemonic	DQ(15:0)	Description
1	L	L	Short	H	SBR	0619H	Select Background Register set
2	L	L	Short	H	TCO_DS	0228H	Target Device Select register
3	L	L	Short	H		ppppH	Page Address value
4	H	H	Long	H		ddddH	Data Read, Segment 0
5	H	H	Long	H		ddddH	Data Read, Segment 1
6	H	H	Long	H		ddddH	Data Read, Segment 2
7	H	H	Long	H		ddddH	Data Read, Segment 3
8	L	H	Med	H		ddddH	Command Read, Status Register bits 15:0
9	L	H	Med	H		ddddH	Command Read, Status Register bits 31:16
10	L	L	Short	H	TCO_DS	0228H	Target Device Select register
11	L	L	Short	H		FFFFH	Select all devices
12	L	L	Short	H	SFR	0618H	Select Foreground Register set



## OPERATIONAL CHARACTERISTICS

### Absolute Maximum Ratings

Supply Voltage	-0.3 to 4.6 Volts
Voltage on Push/Pull Outputs <sup>8</sup>	-0.3 to $V_{DD}$ +0.3 Volts
Voltage on All Other Pins	-0.3 to 6.0 Volts
Storage Temperature	-65° C to 150° C
I/O Source/Sink Current	± 20 mA

Stresses exceeding those listed under Absolute Maximum Ratings may induce failure. Exposure to absolute maximum ratings for extended periods may reduce reliability. Functionality at or above these conditions is not implied.

All voltages referenced to GND.

### Operating Conditions

Voltages referenced to GND at the device pin.

Symbol	Parameter	Min.	Typical	Max.	Units	Notes
$V_{DD}$	Operating supply voltage	3.0	3.3	3.6	Volts	
$V_{IH}$	Input voltage logic 1	2.0		5.5	Volts	
$V_{IL}$	Input voltage logic 0	-0.5		0.7	Volts	
$t_R, t_F$	Input transition time		2	500	ns	
$T_A$	Ambient operating temperature	0		70	° C	Still air

### DC Electrical Characteristics

Symbol	Parameter	Min.	Typical	Max.	Units	Notes
$I_{DD}$	Average power supply current		165	200	mA	
$I_{DD(SB)}$	Stand-by power supply current			100	μA	
$V_{OH}$	Output voltage logic 1	2.2			Volts	$I_{OH} = -2.0 \text{ mA}^1$
		2.2			Volts	$I_{OH} = -4.0 \text{ mA}^2$
		2.2			Volts	$I_{OH} = -6.0 \text{ mA}^3$
		2.2			Volts	$I_{OH} = -8.0 \text{ mA}^4$
		2.2			Volts	$I_{OH} = -12.0 \text{ mA}^5$
$V_{OL}$	Output voltage logic 0			0.4	Volts	$I_{OH} = 2.0 \text{ mA}^1$
				0.4	Volts	$I_{OH} = 4.0 \text{ mA}^2$
				0.4	Volts	$I_{OH} = 6.0 \text{ mA}^3$
				0.4	Volts	$I_{OH} = 8.0 \text{ mA}^4$
				0.4	Volts	$I_{OH} = 12.0 \text{ mA}^5$
$I_{IZ}$	Input leakage current	-1		1	μA	$GND \leq V_{IN} \leq V_{DD}$
		-170	-66	-15	μA	$V_{IN} = GND^6$
$I_{OZ}$	Output leakage current	-10		10	μA	$GND \leq V_{OUT} \leq V_{DD}$
		-170	-66	-15	μA	$V_{IN} = GND^7$

#### Notes:

1. Pins:  $FRX\_ER\_A-D$ ,  $/INTR$ ,  $REJ\_A-D$ ,  $/RESET\_LC$ ,  $RP\_DV$ ,  $TP\_DV\_A-D$ ,  $TP\_SD\_A-D$ ,  $TDO$
2. Pins:  $ARB[2:0]$ ,  $D[15:0]$ ,  $SYNC$
3. Pins:  $DQ[15:0]$ ,  $RP[15:0]$
4. Pins:  $PROC\_RDY$ ,  $/E$
5. Pins:  $/CM$ ,  $/EC$ ,  $/W$
6. Pins:  $TCK$ ,  $TDI$ ,  $TMS$ , and  $TRST$  have 50-kΩ (nom.) pull-ups
7. Pins:  $ARB[2:0]$ ,  $DQ[15:0]$ ,  $/E$ , and  $SYNC$  have 50-kΩ (nom.) pull-ups
8. Push/Pull Outputs:  $FRX\_ER\_A-D$ ,  $/INTR$ ,  $REJ\_A-D$ ,  $/RESET\_LC$ ,  $RP\_DV$ ,  $TP\_DV\_A-D$ , and  $TP\_SD\_A-D$ .


**Capacitance**

Symbol	Parameter	Max.	Units	Notes
C <sub>IN</sub>	Input capacitance	6	pF	f = 1 MHz, V <sub>IN</sub> = 0V
C <sub>OUT</sub>	Output capacitance	7	pF	f = 1 MHz, V <sub>OUT</sub> = 0V

**TIMING DIAGRAMS**

**Timing Data for Host Processor Interface**

No.	Symbol	Parameter (ns)	Min.	Max.	Notes
1	t <sub>PLDX</sub>	/PCS (/PCSS) LOW to D(15:0) enable		8	
2	t <sub>PHDZ</sub>	/PCS (/PCSS) HIGH to D(15:0) disable		5	
3	t <sub>WVPL</sub>	/WRITE setup to /PCS (/PCSS)	3		
4	t <sub>PLWX</sub>	/WRITE hold from /PCS (/PCSS)	3		
5	t <sub>CHDV</sub>	SYSCLK HIGH to D(15:0) (read)		8	
6	t <sub>DVPH</sub>	D(15:0) setup to /PCS (/PCSS) HIGH (write)		5	
7	t <sub>PHDX</sub>	D(15:0) hold from /PCS (/PCSS) HIGH (write)		3	
8	t <sub>CHPRH</sub>	PROC_RDY delay from SYSCLK HIGH		8	
9	t <sub>AVPL</sub>	A(7:0) setup to /PCS (/PCSS) LOW	5		
10	t <sub>PLAX</sub>	A(7:0) hold from /PCS (/PCSS) LOW	3		
11	t <sub>PHPL</sub>	/PCS (/PCSS) HIGH time	2*SYSCLK+8		
12	t <sub>PLPRL</sub>	/PCS (/PCSS) to PROC_RDY LOW	10		
13	t <sub>PRHPRL</sub>	PROC_RDY HIGH time	20		



**Figure 9: Host Processor Interface - Read Sequence**




Figure 10: Host Processor Interface - Write Sequence

Timing Data for Result Port Interface

No.	Symbol	Parameter (ns)	Min.	Max.	Notes
16	tNLSH	RP_NXT deassert to RP_SEL assert	0		
17	tSHRPV	RP_SEL to RP(15:0) Valid		20	
18	tNHRPX	RP_NXT to RP(15:0) invalid	0		
19	tNHSL	RP_NXT to RP_SEL deassert	65		
20	tNHPDL	RP_NXT to RP_DV deassert		140	
21	tNHRPnV	RP_NXT to next Valid RP(15:0)		140	
22	tNLNH	RP_NXT LOW Time	65		
23	tNHNL	RP_NXT pulse width	65		




Figure 11: Result Port - Additional Valid Data Packets





Figure 12: Result Port - Additional Valid Data Packets


**Timing Data for RXD, RX\_DV, and RX\_ER**

No.	Symbol	Parameter (ns)	Min.	Max.	Notes
14	tRDVRCLH	Data setup prior to rising RX_CLK edge	10		
15	tRCCHRD	Data hold after rising RX_CLK edge	10		




**Timing Data for Control Interfaces**

No.	Symbol	Parameter (ns)	Min.	Max.	Notes
24	tCHRH	SYSCLK HIGH to /RESET HIGH	2*tCHCH		
25	tRLRLCL	/RESET LOW to RESET_LC LOW	10	90	
26	tCHRLCL	SYSCLK to RESET_LC LOW	0	10	
27	tCHIH	SYSCLK to /INTR HIGH	0	10	
28	tCHIL	SYSCLK to /INTR LOW	0	10	
29	tCHSMH	SYSCLK to SYNC Master HIGH	0	10	
30	tCHSML	SYSCLK to SYNC Master LOW	0	10	
31	tSSHCH	Slave SYNC to SYSCLK	0	10	
32	tCHAIV	SYSCLK to ARB in	0	10	
33	tCHAIZ	SYSCLK to ARB in	0	10	
34	tCHAOV	SYSCLK to ARB out	0	10	
35	tCHAOZ	SYSCLK to ARB out	0	10	




**Timing Data for REJ (Base 10)**

No.	Symbol	Parameter (ns)	Min.	Max.	Notes
36	tJLRCH	REJ to rising edge of RX_CLK	400		
37	tRCHJH	Rising edge of RX_CLK to REJ (after SFD event)	4800	11200	
38	tJHJL	REJ assertion width		2*RX_CLK	
39	tRCHJH	RX_CLK rising edge to REJ HIGH	10	20	
40	tRCHSL	RX_CLK rising edge to REJ LOW	10	20	




**Timing Data for REJ (Base 100)**

No.	Symbol	Parameter (ns)	Min.	Max.	Notes
41	tJLRCH	REJ to rising edge of RX_CLK	400		
42	tRCHJH	Rising edge of RX_CLK to REJ (after SFD event)	480	5040	
43	tJHJL	REJ assertion width		2*RX_CLK	
44	tRCHJH	RX_CLK rising edge to REJ HIGH	10	20	
45	tRCJL	RX_CLK rising edge to REJ LOW	10	20	




**Timing Data for FRX\_ER in Relation to REJ and RX\_ER**

No.	Symbol	Parameter (ns)	Min.	Max.	Notes
46	tJLFEH	Delay REJ LOW to FRX_ER HIGH	10	20	
47	tREHFEH	Delay RX_ER HIGH to FRX_ER HIGH	10	20	
48	tJHFEL	Delay REJ HIGH to FRX_ER LOW	10	20	
49	tRFLFEL	Delay RX_ER LOW to RX_ER LOW	10	20	



**Timing Data for Tag Ports TP\_DV and TP\_SD**

No.	Symbol	Parameter (ns)	Min.	Max.	Notes
50	tRCJTOH	Delay RX_CLK HIGH to TP_DV HIGH	0	20	
51	tRCHTSH	Delay RX_CLK HIGH to TP_SD HIGH	0	20	
52	tRCHTDL	Delay RX_CLK HIGH to TP_DV LOW	0	20	
53	tRCHTSL	Delay RX_CLK HIGH to TP_SD LOW	0	20	



**Timing Data for LANCAM Interface**

**Switching Characteristics**

No.	Symbol	Parameter	LANCAM Compare Cycle Time			Notes	
			70 ns	90 ns	120 ns		
			Typ	Typ	Typ		
1	tEEL	Chip Enable Compare Cycle Time	7*SYSCLK	8*SYSCLK	8*SYSCLK	1	
2	tELEH	Chip Enable LOW Pulse Width	Short Cycle	1*SYSCLK	2*SYSCLK	2*SYSCLK	1,2
			Medium Cycle	2*SYSCLK	3*SYSCLK	4*SYSCLK	
			Long Cycle	3*SYSCLK	4*SYSCLK	5*SYSCLK	
3	tEHEL	Chip Enable HIGH Pulse Width	1*SYSCLK	1*SYSCLK	1*SYSCLK	1	
4	tEHELC	Chip Enable HIGH Pulse Width (Compare)	4*SYSCLK	4*SYSCLK	4*SYSCLK	1	
5	tELQV	Chip Enable LOW to DQ Bus VALID (Read)	3*SYSCLK	4*SYSCLK	5*SYSCLK	1,3	
				All			
No.	Symbol	Parameter (all times in nanoseconds)			Min.	Max.	Notes
6	tKHEL	SYSCLK HIGH to Chip Enable LOW Delay Time			5	19	
7	tKHEH	SYSCLK HIGH to Chip Enable HIGH Delay Time			5	19	
8	tKHGX	SYSCLK HIGH to CAM Controls INVALID Delay Time			5	19	4
9	tKHGV	SYSCLK HIGH to CAM Controls VALID Delay Time			5	19	4
10	tKHQV	SYSCLK HIGH to DQ Bus VALID Delay Time			5	19	
11	tKHQX	SYSCLK HIGH to DQ Bus INVALID Delay Time			5	19	
12	tFIVKH	Full Input VALID to SYSCLK HIGH Setup Time			10	19	5
13	tMIVKH	MATCH Input VALID to SYSCLK HIGH Setup Time			10	19	6

**Notes:**

- The MU9C8358L LANCAM interface must be configured to accept the speed grade of the LANCAM being used. Once it is configured for the appropriate speed grade (70 ns, 90 ns, or 120 ns) the cycle time will vary accordingly.
- The MU9C8358L contains built-in routines that include LANCAM short, medium, or long cycles. The cycle will vary depending upon what LANCAM cycle is being performed by the MU9C8358L.
- A LANCAM read cycle initiated by the MU9C8358L could be to the internal memory array or to the LANCAM registers. The timing specified meets the requirements to successfully read from either source.
- CAM Control signals are /CM, /W, and /EC.
- The /FI input is latched by the MU9C8358L on every rising edge of SYSCLK.
- The LANCAM interface is designed to work properly with up to four LANCAMs.




Figure 13: Timing Diagram for LANCAM Interface - Read




Figure 14: Timing Diagram for LANCAM - Write





Figure 15: Timing Diagram for LANCAM Interface - Compare

## ORDERING INFORMATION

Part Number	Package	Temperature	Voltage
MU9C8358L - THC	208-PIN LQFP	0-70° C	3.3

## PACKAGE OUTLINE



### 208-Pin LQFP Dimensions

	Dim. A	Dim. A1	Dim. A2	Dim. b	Dim. D	Dim. E	Dim. e	Dim. Hd	Dim. He	Dim. L	L1
<b>Min.</b>			1.35	0.17	27.90	27.90		29.8	29.8	0.45	0.8
<b>Nom.</b>			1.4	0.22	28.0	28.0	0.5	30.0	30.0	0.60	1.0
<b>Max.</b>	1.7	0.25	1.45	0.27	28.10	28.10		30.2	30.2	0.76	1.2

<p><b>MUSIC Semiconductors' agent or distributor:</b></p>	<p>MUSIC Semiconductors reserves the right to make changes to its products and specifications at any time in order to improve on performance, manufacturability or reliability. Information furnished by MUSIC is believed to be accurate, but no responsibility is assumed by MUSIC Semiconductors for the use of said information, nor for any infringements of patents or of other third-party rights which may result from said use. No license is granted by implication or otherwise under any patent or patent rights of any MUSIC company.</p> <p>© Copyright 2001, MUSIC Semiconductors</p>
---	--



**Worldwide Headquarters**  
 MUSIC Semiconductors  
 1521 California Circle  
 Milpitas, CA 95035  
 USA  
 Tel: 408 869-4600  
 Fax: 408 942-0837  
 USA Only: 800 933-1550 Tech Support  
 888 226-6874 Product Info

**Asian Headquarters**  
 MUSIC Semiconductors  
 Special Export Processing Zone  
 Carmelray Industrial Park  
 Canlubang, Calamba, Laguna  
 Philippines  
 Tel: +63 49 549-1480  
 Fax: +63 49 549-1024  
 Sales Tel/Fax: +632 723-6215

**European Headquarters**  
 MUSIC Semiconductors  
 P. O. Box 184  
 6470 ED Eygelshoven  
 The Netherlands  
 Tel: +31 43 455-2675  
 Fax: +31 43 455-1573

<http://www.musicsemi.com>  
 email: [info@musicsemi.com](mailto:info@musicsemi.com)