


FEATURES

- **SUPPLY VOLTAGE:**
Vcc = 2.7 to 4.0 V, Icc = 28 mA @ Vcc = 3.0 V
- **BUILT-IN LPF:**
Suppresses spurious multiplied by TX local (LO1)
- **AGC AMPLIFIER INSTALLED IN LOCAL PORT OF UPCONVERTER:**
GCR = 35 dB MIN. @ f_{out} = 1.5 GHz
- **EXCELLENT PERFORMANCE:**
P_{adj} = -65dBc TYP. @ Δf = ±50 KHz, EVM = 1.2 %rms TYP.
- **EXTERNAL IF FILTER:**
Can be applied between modulator output and up converter input terminal

APPLICATIONS

- **Digital cellular phones**
(PDC800M, PDC1.5G, TDMA1900 and so on)
- **Wireless Communication Systems**
(MMDS, Broadband wireless access)

INTERNAL BLOCK DIAGRAM



DESCRIPTION

The UPC8158K is a silicon microwave monolithic integrated circuit designed as a quadrature modulator for digital mobile communication systems. This MMIC consists of a 0.8 GHz to 1.5 GHz up-converter and 100 MHz to 300 MHz quadrature modulator which are equipped with AGC and power save functions. This configuration suits IF modulation systems and is packaged in a 28-pin QFN suitable for high density mounting. The chip is manufactured using NEC's 20 GHz fr silicon bipolar process NESAT™ III to realize low power consumption. Consequently the UPC8158K can contribute to make RF blocks smaller size, higher performance and lower power consumption.

ELECTRICAL CHARACTERISTICS (T_A = 25°C, V_{CC1} = V_{CC2} = V_{CC3} = 3.0 V, V_{PS}/V_{AGC} = 2.5 V)

PART NUMBER PACKAGE OUTLINE			UPC8158K		
SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
UP-CONVERTER + QUADRATURE MODULATOR TOTAL					
I _{CC} (TOTAL)	Total Circuit Current, No input signal	mA	23.7	28	37.6
I _{CC} (PS) TOTAL	Total Circuit Current at Power Save Mode, V _{PS} ≤ 0.5 V(low), No input signal	μA		0.3	10
P _{RFout1}	Total Output Power 1, V _{AGC} = 2.5 V	dBm	-15	-11.5	-8
P _{RFout2}	Total Output Power 2, V _{AGC} = 1.0 V	dBm	-56.5	-52	-46.5
LOL	LO Carrier Leak, f _{LOL} = f _{LO1} + f _{LO2}	dBc		-40	-30
ImR	Image Rejection (Side Band Leak)	dBc		-40	-30
IM _{3(I/Q)}	I/Q 3rd Order Distortion	dBc		-50	-30
GCR	AGC Gain Control Range, V _{AGC} = 2 V → 1 V	dB	35	40	
EVM	Error Vector Magnitude, MOD Pattern PN9	%rms		1.2	3.0
P _{adj}	Adjacent Channel Interference, Δf = ±50KHz, MOD Pattern: PN9	dBc		-65	-60
P _{out} (8f _{LO1})	Spurious Suppression, f _{LO1} × 8, f _{LO1} × 8 (image) ^{Note}	dBc		-70	-65
T _{PS} (Rise)	Power Save Rise Time, V _{PS} (Low) → V _{PS} (High)	μs		2	5
T _{PS} (Fall)	Power Save Fall Time, V _{PS} (High) → V _{PS} (Low)	μs		2	5
Z _{I/Q}	I/Q Input Impedance, Between pin I/Ib, Q/Qb	kΩ	80	200	
I _{I/Q}	I/Q Input Bias Current, Between pin I/Ib, Q/Qb	μA		5	13
Z _{LO1}	LO1 Input VSWR, f _{LO1} = 100 M to 300 MHz	-		1.5 :1	

Note:

1. Without external LC between Fil1 and Fil2 pin on this frequency conditions. Spectrum analyzer conditions: VBW = 300 Hz, RBW = 300 Hz.

ABSOLUTE MAXIMUM RATINGS¹ (TA = 25°C)

SYMBOLS	PARAMETERS	UNITS	RATINGS
Vcc	Supply Voltage	V	5.0
Vps/VAGC	Power Save & AGC Control	V	5.0
Pd	Power Dissipation ²	mW	430
TA	Operating Ambient Temp.	°C	-40 to +85
TSTG	Storage Temperature	°C	-55 to +150







Note:

1. Operation in excess of any one of these conditions may result in permanent damage.
2. TA = +85° C

RECOMMENDED OPERATING CONDITIONS

PART NUMBER			UPC8158K		
SYMBOLS	PARAMETERS	UNITS	MIN	TYP	MAX
Vcc	Supply Voltage	V	2.7	3.0	4.0
Vps	Power Save Voltage	V	0		0.3
VAGCPS	AGC Control Voltage	V	1.0		2.5
TA	Operating Ambient Temp.	°C	-30	+25	+80
fRFout	Upconv. RF Output Freq.	MHz	800		1500
fLO2in	LO2 Input Frequency	MHz	600		1750
fI/Qin	I/Q Input Frequency	MHz	DC		10
PLO1in	LO1 Input Level	dBm	-18	-15	-12
PLO2in	LO2 Input Level	dBm	-18	-15	-12
V/IQin	I/Q Input Amplitude	mVP-P		420	500
fUPCONin	Upconverter Input Freq.	MHz	100		300
fMODout	Modulator Output Freq.				
fLO1in	LO1 Input Frequency				

PIN EXPLANATIONS

PIN NO.	SYMBOL	SUPPLY VOLTAGE (V)	PIN VOLTAGE (V)	FUNCTION AND APPLICATION	EQUIVALENT CIRCUIT
1	lin	Vcc/2	-	Input for I signal. This input impedance is 200 kΩ. In the case of that I/Q input signals are single ended, amplitude of the signal 500 m VP-P max.	
2	linb	Vcc/2	-	Input for I signal. This input impedance is 200 kΩ. In the case of that I/Q input signals are single ended, Vcc/2 biased DC signal should be input. In the case of the I/Q input signals are differential, amplitude of the signal is 500 m VP-P max.	
3	N.C.	-	-	This pin is not connected to internal circuit. This pin should be opened or grounded.	_____
4	Qinb	Vcc/2	-	Input for Q signal. This input impedance is 200 KΩ. In the case of that I/Q input signals are single ended, amplitude of the signal is 500 m VP-P max.	
5	Qin	Vcc/2	-	Input for I signal. This input impedance is 200 kΩ. In the case of that I/Q input signals are single ended, Vcc/2 biased DC signal should be input. In the case of the I/Q input signals are differential, amplitude of the signal is 500 m VP-P max.	
6	N.C.	-	-	These pins is not connected to internal circuit. These pins should be opened or grounded.	_____
7	N.C.	-	-		
8	N.C.	-	-		
9	LO1inb	-	2.98	Bypass pin of modulator's local input. This pin should be decoupled with 330 pF capacitor.	
10	LO1in	-	2.98	Local signal for modulator. This pin must be coupled with DC cut capacitor 330 pF and should be terminated with 51 Ω resistor	
11	Vcc	2.7 to 4.0	-	Supply Voltage pin modulator, up-converter and AGC circuits.	_____

PIN EXPLANATIONS (CONT.)

PIN NO.	SYMBOL	SUPPLY VOLTAGE (V)	PIN VOLTAGE (V)	FUNCTION AND APPLICATION	EQUIVALENT CIRCUIT						
12	GND	0	–	Ground pin for modulator, up-converter and AGC circuits. This pin should be grounded with minimum inductance. Form the ground pattern as widely as possible to minimize ground impedance.							
13	LO2in	–	1.8	Local signal input for modulator. This pin must be coupled with DC cut capacitor 33 pF and should be terminated with 51 Ω resistor.							
14	LO2inb	–	1.8	Bypass pin of up-converter's local signal input. This pin should be decoupled with 33 pF capacitor.							
15	N.C.	–	–	This pin is not connected to internal circuit. This pin should be opened or grounded.							
16	GND	0	–	Ground pin for modulator, up-converter and AGC circuits. This pin should be grounded with minimum inductance.							
17	Vps/VAGC	Vps/VAGC	–	Power save control pin for modulator, upconverter and AGC circuits. This pin also assigned as gain control pin for AGC circuits. Operation status with applied voltages are as follows. <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>Vps/VAGC (V)</th> <th>STATE</th> </tr> </thead> <tbody> <tr> <td>0 to 0.4</td> <td>OFF (Sleep Mode)</td> </tr> <tr> <td>1 to 2.5</td> <td>On (AGC Mode)</td> </tr> </tbody> </table>	Vps/VAGC (V)	STATE	0 to 0.4	OFF (Sleep Mode)	1 to 2.5	On (AGC Mode)	
Vps/VAGC (V)	STATE										
0 to 0.4	OFF (Sleep Mode)										
1 to 2.5	On (AGC Mode)										
18	N.C.	–	–	These pins is not connected to internal circuit. These pins should be opened or grounded.							
19	GND	0	–	Ground pin for modulator, up-converter and AGC circuits. This pin should be grounded with minimum inductance.							
20	Vcc	2.7 to 4.0	–	Supply Voltage pin for modulator, up-converter and AGC circuits.							
21	GND	0	–	Ground pin for RF output buffer. This pin should be grounded with minimum inductance.							
22	N.C.	–	–	This pin is not connected to internal circuit. This pin should be opened or grounded.							
23	RFout	–	1.75	RF output pin. This pin is emitter follower which is low impedance output port. This pin can be easily matched to 50 Ω impedance using external coupling and decoupling capacitors.							
24	N.C.	–	–	These pins are not connected to internal circuit. These pins should be opened or grounded.							
25	Vcc	2.7 to 4.0	–	Supply Voltage pin for RF output buffer.							


PIN EXPLANATIONS (CONT.)

PIN NO.	SYMBOL	SUPPLY VOLTAGE (V)	PIN VOLTAGE (V)	FUNCTION AND APPLICATION	EQUIVALENT CIRCUIT
26	FIL1	-	2.76	External inductor and capacitor can suppress harmonics spurious of LO1 frequency. LC value should be determined according to LO1 input frequency and suppression level.	
27	FIL2	-	2.76		
28	GND	0	-	Ground pin for modulator, up-converter and AGC circuits. This pin should be grounded with minimum inductance. Form the ground pattern as widely as possible to minimize ground impedance.	


Note:

1. Pin Voltages are measured on Vcc = 3.0 V.

TEST CIRCUIT



INTERNAL BLOCK DIAGRAM AND PIN CONNECTIONS (Top View)



- | | | | |
|---------|------------|--------------|-----------|
| 1. lin | 8. N.C. | 15. N.C. | 22. N.C. |
| 2. linb | 9. LO1inb | 16. GND | 23. RFout |
| 3. N.C. | 10. LO1in | 17. Vps/Vagc | 24. N.C. |
| 4. Qinb | 11. Vcc | 18. N.C. | 25. Vcc |
| 5. Qin | 12. GND | 19. GND | 26. Fil1 |
| 6. N.C. | 13. LO2in | 20. Vcc | 27. Fil2 |
| 7. N.C. | 14. LO2inb | 21. GND | 28. GND |


ORDERING INFORMATION

PART NUMBER	PACKAGE	QUANTITY
UPC8158K-E1	28-pin plastic QFN (5.1x0.95mm)	QTY. 2.5 kp/Reel.

Notes:


- Embossed tape 12 mm wide. Pin 1 is in pull-out direction.

SYSTEM APPLICATION



PACKAGE OUTLINE (Units in mm)

UPC8158K
28 PIN PLASTIC QFN



(Bottom View)

EXCLUSIVE NORTH AMERICAN AGENT FOR **NEC** RF, MICROWAVE & OPTOELECTRONIC SEMICONDUCTORS

CEL CALIFORNIA EASTERN LABORATORIES • Headquarters • 4590 Patrick Henry Drive • Santa Clara, CA 95054-1817 • (408) 988-3500 • Telex 34-6393 • FAX (408) 988-0279
24-Hour Fax-On-Demand: 800-390-3232 (U.S. and Canada only) • Internet: <http://WWW.CEL.COM>

DATA SUBJECT TO CHANGE WITHOUT NOTICE

06/05/2001