


Linear Integrated Systems

FEATURES							
HIGH SWITCHING SPEED	t _{ON} = 2.0ns						
LOW ON RESISTANCE	$r_{DS(ON)} = 5\Omega$						
LOW GATE NODE CAPACITANCE	C = 25pF						
LOW GATE LEAKAGE CAPACITANCE	$I_{G(ON)} = 0.05 \mu A$						
ABSOLUTE MAXIMUM RATINGS ¹							
@ 25 °C (unless otherwise stated)							
Maximum Temperatures							
Storage Temperature	-55 to +150 °C						
Operating Junction Temperature	-55 to +125 °C						
Maximum Power Dissipation							
Continuous Power Dissipation ²	P _D = 300mW						
Maximum Currents							
Pulsed Drain Current ³	I _{DS} = 1A						
Continuous Drain Current ²	I _{DS} = 200mA						

SST823 SST824

HIGH SPEED N-CHANNEL LATERAL DMOS SWITCH ZENER PROTECTED



Maximum Voltages									
V_{DSO}	Drain to Source		+25V		V_{SB}	Source to Body	SST823	+22.5V	
V_{SDO}	Source to Drain SST823 +15V	v SB	Source to Body	SST824	+25V				
VSDO		SST824	+20V		V_{GB}	Gate to Body		+30V	
V_{DB}	Drain to Body SST823	SST823	+22.5V		V_{GS}	Gate to Source		±22.5V	
		+30V		V_{GD}	Gate to Drain		±22.5V		

ELECTRICAL CHARACTERISTICS @ 25 °C (unless otherwise stated)

SYMBOL	CHARACTERISTIC		MIN	TYP	MAX	UNITS	CONDITIONS
BV _{DS}	Breakdown Voltage		25			V	$I_D = 10\mu A, V_{GS} = V_{BS} = 0$
BVDS	Drain to Source		15			v	$I_D = 100 \text{nA}, V_{GS} = V_{BS} = -5 \text{V}$
D\/	Breakdown Voltage	SST823	15			V	I _S = 100nA, V _{GD} = V _{BD} = -5V
BV _{SD}	Source to Drain	SST824	20			V	IS - 10011A, V _{GD} - V _{BD} 3V
BV_DB	Breakdown Voltage	SST823	22.5			V	L = 100nA V = 0 Source Open
D V DB	Drain to Body	SST824	25			V	$I_D = 100$ nA, $V_{GB} = 0$, Source Open
BV_SB	Breakdown Voltage	SST823	22.5			V	L = 100nA V = 0 Drain Opon
DV _{SB}	Source to Body	SST824	25			v	$I_S = 100$ nA, $V_{GB} = 0$, Drain Open
V _{GS(OFF)}	Cutoff Voltage Gate to Source		0.1		2	V	$V_{DS} = V_{GS}, V_{SB} = 0V, I_D = 10\mu A$
_	On Resistance Drain to Source ⁴				7.5	Ω	$V_{GS} = 5.0V$, $I_D = 50mA$, $V_{SB} = 0$
r _{DS(ON)}					5.0	0 12	$V_{GS} = 10V$, $I_D = 500mA$, $V_{SB} = 0$
g _{fs}	Forward Transconductance ⁴		100	120		mmho	$V_{DS} = 15V, I_D = 200mA$
I _{D(OFF)}	Leakage Current Drain Node				100	nA	$V_{GS} = V_{BS} = -5V, V_{DS} = 15V$
I _{S(OFF)}	Leakage Current Source Node				100	nA	V _{GD} = V _{BD} = -5V, V _{DS} = 15V
I _{G(OFF)}	Leakage Current Gate Node (OFF)				100	nA	$V_{GB} = 0V$, $V_{GS} = V_{GD} = -22.5V$
I _{G(ON)}	Leakage Current Gate Node (ON)				10	μA	V _{GB} = 30V, V _{GS} = V _{GD} = 22.5V


ELECTRICAL CHARACTERISTICS CONT.

SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS	
$C_{(GS+GD+GB)}$	Capacitance Gate Node		25	30	pF		
$C_{(GD+DB)}$	Capacitance Drain Node		13	15	pF	$V_{DS} = 10V, V_{GS} = V_{BS} = -15V, f = 1MHz$	
C _(GS+SB)	Capacitance Source Node		35	40	pF		
C_{DG}	Capacitance Reverse Transfer		3	5	pF		
t _{ON}	Turn On Time ⁵		2.0	3.0	ns	$V_{DD} = 10V, V_{G(ON)} = 10V,$	
t _{OFF}	Turn Off Time ⁵		3.0	4.0	ns	$R_L = 133\Omega$, $R_G = 51\Omega$	


SWITCHING CHARACTERISTICS

V_{GG}	V _{DD}	R_L	t _{d(ON)}	t _r TYP	t _{OFF}
	5V	100Ω	<1ns	1ns	3ns
5V	10V	200Ω	<1ns	1ns	3ns
	20V	300Ω	<1ns	1ns	3ns
10V	5V	67Ω	<1ns	1ns	3ns
	10V	133Ω	<1ns	1ns	3ns
	20V	270Ω	<1ns	1ns	3ns


TEST CIRCUIT




PACKAGE OPTION




TO-72 PIN LAYOUT



SWITCHING WAVEFORMS



DRIVER / SWITCH APPLICATION



NOTES

- Absolute maximum ratings are limiting values above which serviceability may be impaired. 1.
- For SOT143 package only. 2.
- Pulsed @ 80 µs, 1% duty cycle.
- 4. See test conditions in Electrical Characteristics section.
- See Switching Characteristics and Test Circuit for detail.

Information furnished by Linear Integrated Systems is believed to be accurate and reliable. However, no responsibility is assumed for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent o