SIEMENS

SDA 3112 TV PLL

The SDA 3112 is produced in ASBC technology. In connection with VCO (tuner) and a fast prescaler (prescaler factor 1:64), it represents a digitally programmable PLL for a TV set with frequency synthesis tuning. The PLL enables a crystal exact adjustment of the tuner oscillator frequencies for the TV ranges band III/IV/V in 125 kHz resolution (frequency range: 128 to 2000 MHz). A serial interface enables a simple connection to a microprocessor. This microprocessor loads the prescaler and band selection outputs with the appropriate information. At the output LOCK the PLL supplies a state information (locked/released).

Features

- · No need for an external integrator
- Noise free telegram transmission
- Integration time constant controlled by software
- Microprocessor compatible

Maximum ratings

•		No. 4	
Supply voltage	Vs	-0.3 to 7.5	 V
Inputs	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		1.,
Q1, Q2, I_{ref}	<i>V</i> ₁	-0.3 to $V_{\rm S}$	V
IFO, CPL, PLE	V_{1}	-0.3 to $V_{\rm S}$ +0.5	V
PLE	v_1	-0.3 to 7.8	V
F, F	v_1	-0.3 to $V_{\rm S} + 0.5$	V
Outputs		1	
PD	v_{o}	-0.3 to V _S	V
UD	v_{α}	-0.3 to 33	V
	I_{QL}	- 7	mA
BS1BS5	V_{Q}^{-}	-0.3 to 16	l v
LOCK	I_{Q}	-1 to 5	mA
Internal pull-up $R_L = 3 \text{ k}\Omega$			1
Junction temperature	$T_{\mathbf{j}}$	140	°C
Storage temperature range	$T_{\sf stg}$	-55 to 150	°C
Thermal resistance (system-air)	Rinsa	80	K/W
Operating range			
Supply voltage range	V_{S}	4.5 to 5.5	١v
Input frequency	f _F , f _F	32	MHz
Divider ratio	N	1024 to 16383	1
Resistance for I_{ret}	\cdot R_{l}	80	kΩ
$I_{\text{ref}} = (V_{\text{S}} - 0.8)R_{\text{I}}$,		
Tuning voltage range	V_{D}	0.3 to 33	V
open collector	•0	3.0 .0 00	•
Ambient temperature range	Tamb	0 to 85	°C

Characteristics ($V_{\rm S}$ = 5 V \pm 0.5 V; $T_{\rm amb}$ = 0 to 70 °C)

		min	typ	max	
Supply current Crystal frequency Series C = 18 pf Signal inputs F/F	Is fq	15	22	35	mA MHz
input voltage	V _{16H} V _{16L}	3.92 3.8		V _S + 0.12	V
Input current V ₁₆ = 5 V	I_{16}		-	50	μА
Input sensitivity at sine push-pullitriggering; f = 32 MHz	V ₁₆	120		1200	mV _{pp}
Inputs (IFO, CPL, PLE) Upper threshold voltage Lower threshold voltage	V _{8H}	2.4		0.8	V
Input current V _{8H} = 5 V	V _{8L} I _{8H}			8	μΑ
$V_{8L} = 0.4 \text{ V}$ $V_{8L} = 0.8 \text{ V}$	I _{8L} / _{8L}			-550 -500	μΑ μΑ
Band select outputs (BS1BS5) Reverse current V _{3H} = 15 V	I_{3H}			10	μА
Current drain 2 V ≤ V ₃ ≤ 15 V	I_{3H}	0.5		3	mA
Tuning section PD, UD, I_{ref} , LOCK Charge pump current $I_{pump} = 10 \times I_{ref}$, $R_1 = 120 \text{ k}\Omega$; $V_8 = 5\text{V}$	I_{13}	± 250	-	± 550	μА
Tuning voltage I _{15L} = 1.5 mA	V _{15L}			0.3	v
Reverse current V _{15H} = 33 V	I _{15'H}			20	μА
Reference current ext. R = 120 kΩ	I_{14}	30		40	μА
Output voltage int. $R_L = 3 \text{ k}\Omega$ $I_{12H} = -100 \mu\text{A}$	V _{12H}	4.5			'V
I _{12L} = 100 μA	V _{12 L}			0.7	٧
IFO, PLE Set-up time for					
release data Hold time for:	t _{VD}	2 2			μs μs
release data	t _{HE} t _{HD}	2 2			μs
CPL H pulse width	t _{CH}	2			e
L pulse width	t _{CL}	2			μs μs

Circuit description

Triggered by the ECI inputs F/F a switchable 32/33 counter operates as a 14 bit synchronous prescaler in the dual modulus method by combining it with a 5 and 9 bit programmable synchronous counter. In this combination the 5 bit counter controls the switch-over from 32 to 33 (block diagram 1). Dividing ratios of N = 1024 to 16383 are possible.

The 18 bit deep shift register latch is subdivided into 14 bits for storing the dividing ratio N, as well as 1 bit for selecting the pump current and 3 bits for controlling the 5 band selection outputs.

The telegram is inserted over the serial data input IFO with the H-L slope of the shift clock CPL, when the enable input is set at H. Beginning with LSB, the complement of the dividing ratio is inserted in binary code, then the select bit 2¹⁴ for the pump current and the band selection control bits 2¹⁵, 2¹⁶, 2¹⁷ (please refer to enclosed table).

An integrated control circuit checks the world length (18 bit) of the data telegram. The 18 bit latch accepts the data from the shift register during the L state of the enable input PLE.

A 4 MHz crystal controlled clock oscillator has been integrated in the IC. An internal reference divider divides the output signal of the crystal oscillator ($f_{OSC} = 4$ MHz) by 2048 resulting in 1.953125 kHz (reference signal), providing a frequency resolution of 125 kHz by means of the asynchronous permanent prescaler (dividing factor 1:64).

In a digital phase detector the divided VCO input signal is compared with the reference signal. If the falling slope of the VCO input signal appears before the falling slope of the reference signal, the output DOWN of the phase detector will be in the H state for the duration of the phase difference. However, if above signal sequence is reversed, the output UP will be in the H state instead. The outputs UP/DOWN control the two current sources I + and I - (charge pump). In case both outputs are in the L state, the charge pump output will be in the high impedance mode (TRI-STATE). Information with respect to either the H or L state will be provided at the LOCK output by the logical "NOR" of the outputs UP/DOWN.

The output current of the charge pump (source current = drain current) is adjusted by an external resistor between pin I_{ref} and V_{CC} . In addition, this output current can be generated by the control bit for the pump current at the same value or at a value increased by a factor of 10 (refer to enclosed table).

The current pulses generated by the charge pump are integrated into the tuning voltage by means of an active low pass filter (on-chip loop amplifier and external RC circuit). The dc output signal of the low pass filter is available at V_D and is used as tuning voltage for the VCO. In order to provide tuning voltages higher than $V_{CC} = 5$ V, the output stage of the amplifier consists of a transistor with an open collector. The external collector resistor can be connected to voltages up to 33 V.

To switch voltages higher than $V_S = 5$ V, the band selection outputs (BS1, BS2, BS3, BS4, BS5) include current drains with open collectors. It is therefore possible to directly connect transistors operating as band selection switches without the use of current limiting resistors (please refer to enclosed application current).

Pin configuration

Pin No.	Symbol	Function
1	Q1	Crystal
2	Q2	Crystal
3	BS1	Standard switchover output
4	BS2	Band selection output BS
5	BS3	Band selection output VHF
6	BS4	Band selection output UHF
7	BS5	Band selection output I/III
8	PLE	Release input for shift register
9	GND	Ground
10	CPL	Shift clock pulse input
11	IFO	Data input
12	LOCK	Lock output
13	PD	Amplifier input/charge pump output
14	I _{ref}	Current adjustment for charge pump
15	V_{D}	Tuning voltage output
16	F	Signal input
17	F	Signal input
18	V _S	Supply voltage

Loop-filter calculations

Loop bandwidth: $\sqrt{\frac{I_p \times K_{VCO}}{C_1 \times P \times N}} = \omega_R$

= prescaler

= programmable divider ratio

= pump current

Attenuation $1/2 \times \omega_R \times R \times C_1 = \xi$

S_{VCO} = tuner voltage characteristic

 $R_1 C_1 = \text{loop filter}$


Example for channel 47:

P = 64 N = 11520
$$I_{\rm p}$$
 = 200 μA S_{VCO} = 18.7 MHz/V R = 33 kΩ $C_{\rm 1}$ = 330 nF

$$R = 33 \text{ k}\Omega$$
 $C_1 = 330 \text{ n}$

 $\omega_{\rm R}$ = 124 Hz $f_{\rm R}$ = 20 Hz ξ = 0.675 Standard dimensioning: $C_2 \approx C1/5$

Block diagram




Truth Table

"IFO" bit 214	Pump Current Ip	
L H	/ _{ref} 10 × / _{ref}	


"IF	O" bit		Band s	election o	utputs (L =	conducti	ng,
215	218	217	BS1	BS2	BS3	BS4	BS5
L L H H H	L H H L H	L H L H L		L	L H L H L H L H		H H H H H H H

Pulse diagram




Pulse diagram

Set-up and hold times




7


Test and measurement circuits



Test circuit 1




Test circuit 2




Test circuit 3

Test and measurement circuits



Test circuit 4



Test circuit 5

7-40

Application circuit

Design proposal

 $\begin{array}{l} R_{\rm I} = 120 \; k\Omega \; (I_p = 35/350 \; \mu A) \\ R_{\rm L} = 22 \; k\Omega, \; R_2 \dots R_4 = 22 \; k\Omega \\ \text{Loop filter:} \; R = 33 \; k\Omega, \; C_1 = 330 \; \text{nF}, \; C_2 = 47 \; \text{nF} \\ \text{Post filter (in the tuner):} \; R_{\rm T} = 10 \; k\Omega, \; C_{\rm T} = 47 \; \text{nF} \end{array}$

