Sequenced Linear Dual-Voltage Regulator

The NCV8509 Series are dual voltage regulators whose output voltages power up in such a manner as to protect the integrity of modern day microcontroller I/O and ESD input structures. Newer generation microcontrollers require two power supplies. One voltage is used for powering the core, while the other powers the I/O.

Features

- Power–Up Sequence
- Output Voltage Options:
 - ◆ V_{OUT1} 5 V (±2%) 115 mA, V_{OUT2} 2.6 V (2%) 100 mA
 - V_{OUT1} 5 V (±2%) 115 mA, V_{OUT2} 2.5 V (2%) 100 mA
 - V_{OUT1} 3.3 V (±2%) 115 mA, V_{OUT2} 1.8 V (2%) 100 mA
- Low 175 μA Quiescent Current
- Power Shunt
- Programmable RESET Time
- Dual Drive RESET Valid
- Programmable SLEW Rate Control
- Thermal Shutdown
- 16 Lead SOW Exposed Pad
- NCV Prefix, for Automotive and Other Applications Requiring Site and Change Control
- Pb-Free Packages are Available

Typical Applications

- Automotive Powertrain
- Telematics




Figure 1. Application Diagram




ON Semiconductor®

http://onsemi.com



SOIC 16 LEAD WIDE BODY EXPOSED PAD PDW SUFFIX CASE 751AG

MARKING DIAGRAM



xx = Voltage Ratings as Indicated Below:

26 = 5 V/2.6 V 25 = 5 V/2.5 V 18 = 3.3 V/1.8 V


A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

G = Pb-Free Device

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 17 of this data sheet.

MAXIMUM RATINGS

Ra	Value	Unit	
V _{IN1} (dc)		-0.3 to 50	V
V _{IN1} Peak Transient Voltage		50	V
V _{IN2} (dc)		50	V
V _{IN2} (Current out of pin)		10	mA
Operating Voltage		50	V
Input Voltage Range (SLEW, RESET, Delay)		-0.3 to 10	V
V _{OUT1}		10	V
V _{OUT2}		10	V
Electrostatic Discharge (Human Body Model) (Machine Model)		4.0 400	kV V
Package Thermal Resistance, SOW-16 E Pad:	Junction–to–Case, R _{θJC} Junction–to–Ambient, R _{θJA}	16 57	°C/W
Lead Temperature Soldering:	Reflow: (SMD styles only) (Note 1)	240 peak (Note 2)	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

ELECTRICAL CHARACTERISTICS (6.0 V < V_{IN1} < 18 V, I_{VOUT1} = 5.0 mA, I_{VOUT2} = 5.0 mA, -40° C < T_J < 125°C, C_{VOUT1} = C_{VOUT2} = 10 μ F; unless otherwise noted.)

Characteristic	Test Conditions	Min	Тур	Max	Unit
V _{OUT1}		·			
Output Voltage					
5 V Option	1.0 mA < I _{VOUT1} < 100 mA	4.9	5.0	5.1	V
3.3 V Option	1.0 mA < I _{VOUT1} < 100 mA	3.234	3.3	3.366	V
Dropout Voltage (V _{IN1} – V _{OUT1})	I _{OUT} = 100 mA	_	400	600	mV
	I _{OUT} = 100 μA	_	100	200	mV
Load Regulation	1.0 mA < I _{VOUT1} < 100 mA	-	10	50	mV
Line Regulation	6.0 V < V _{IN1} < 18 V	-	10	50	mV
Current Limit	V _{OUT1} = V _{OUT1} (typ) – 500 mV	115	305	610	mA
	V _{OUT1} = 0 V	_	105	300	mA
V _{OUT2}					
Output Voltage					
2.6 V Option	1.0 mA < I _{VOUT2} < 100 mA	2.548	2.6	2.652	V
2.5 V Option	1.0 mA < I _{VOUT2} < 100 mA	2.450	2.5	2.550	V
1.8 V Option	1.0 mA < I _{VOUT2} < 100 mA	1.764	1.8	1.836	V
Load Regulation	1.0 mA < I _{VOUT2} < 100 mA	-	5.0	50	mV
Line Regulation	6.0 V < V _{IN1} = V _{IN2} < 18 V	_	10	50	mV
Current Limit	$V_{OUT2} = V_{OUT2}$ (typ) – 500 mV	105	305	610	mA
	V _{OUT2} = 0 V	_	105	300	mA
General					
Quiescent Current	I _{OUT1} = I _{OUT2} = 100 μA, V _{IN1} = 12 V	_	125	175	μА
	$I_{OUT1} = I_{OUT2} = 50 \text{ mA}, V_{IN1} = 14 \text{ V}$	_	5.0	10	mA
Thermal Shutdown (Note 3)	(Guaranteed by Design)	150	180	210	°C

^{3.} Both outputs will turn off.

^{1. 60} second maximum above 183°C.

^{2. -5°}C/+0°C allowable conditions.

ELECTRICAL CHARACTERISTICS (continued) (6.0 V < V_{IN1} < 18 V, I_{VOUT1} = 5.0 mA, I_{VOUT2} = 5.0 mA, -40° C < T_J < 125°C, C_{VOUT1} = C_{VOUT2} = 10 μ F; unless otherwise noted.)

Characteristic	Test Conditions	Min	Тур	Max	Unit
SLEW	·	•			
SLEW Charging Current	SLEW = 1.0 V	4.0	6.0	8.0	μΑ
V _{OUT1} SLEW Rate (Note 4)	C _{SLEW} = 33 nF				
5 V Option	G==	_	710	_	V/s
3.3 V Option		-	469	_	V/s
V _{OUT2} SLEW Rate	C _{SLEW} = 33 nF				
2.6 V Option		-	370	_	V/s
2.5 V Option		_	355	-	V/s
1.8 V Option		_	256	-	V/s
SLEW Control Threshold	(See Figure 53)	1.5	1.8	2.1	V
RESET					
RESET Threshold Increasing (Note 5)	-	94.5	96.5	98.5	%
RESET Threshold Decreasing	-				
5 V Option		4.5	4.73	0.965 × V _{OUT}	V
3.3 V Option		2.97	3.12	$0.965 \times V_{OUT}$	V
2.6 V Option		2.34	2.46	$0.965 \times V_{OUT}$	V
2.5 V Option		2.25	2.36	$0.965 \times V_{OUT}$	V
1.8 V Option		1.62	1.70	$0.965 \times V_{OUT}$	V
RESET Output Low	I _{RESET} = 1.0 mA	-	0.1	0.4	V
RESET Output Peak	Power Down (See Figure 41)	-	0.6	1.0	V
RESET Threshold Hysteresis	-				
5 V Option		50	100	150	mV
3.3 V Option		33	66	99	mV
2.6 V Option		26	52	78	mV
2.5 V Option		25	50	75	mV
1.8 V Option		18	36	54	mV
Delay					1
Delay Switching Threshold	-	1.125	1.5	1.875	V
Delay Charge Current	Delay = 1.0 V	4.0	6.0	8.0	μΑ
Delay Saturation Voltage	V _{OUT1} Out of Regulation	-	_	0.1	V
Delay Discharge Current	Delay = 5.0 V V _{OUT1} out of Regulation	10	_	_	mA
Output Tracking					
Delta 1 [V _{OUT1} – V _{OUT2}]					
5 V Option	$C_{OUT1} = C_{OUT2}$, $I_{OUT1} = I_{OUT2}$	_	_	3.2	V
3.3 V Option	$C_{OUT1} = C_{OUT2}$, $I_{OUT1} = I_{OUT2}$	-	-	2.8	V
Delta 2 [V _{OUT2} – V _{OUT1}]	$C_{OUT1} = C_{OUT2}$, $I_{OUT1} = I_{OUT2}$	_	_	100	mV
Power Shunt	·			-	
Shunt Voltage 1 (V _{IN2})	V _{IN1} = 6.0 V, I _{OUT2} = 100 mA, No R _{EX}	3.3	_	4.6	V
Shunt Voltage 2 (V _{IN2})	V _{IN1} = 12 V, 1.0 mA < I _{OUT2} < 100 mA, No R _{EX}	3.25	4.5	5.75	V
G \ 114Z/	1111 / OUIZ / TIEX		_	1	

^{4.} Not a tested parameter.5. RESET signal sensitive to V_{OUT1} and V_{OUT2}.

PIN DESCRIPTION

Pin No.	Symbol	Description	
1	SLEW	Control for output rise time during power up. Requires capacitor to ground.	
2	Delay	Timing capacitor for RESET function.	
3	GND	Ground.	
4, 5, 7–9, 11, 14, 16	NC	No connection.	
6	RESET	Active reset (accurate to V _{OUT} > 1.0 V).	
10	V _{OUT2}	100 mA output (±2% output voltage) for powering microprocessor core.	
12	V _{IN2}	Input voltage for V _{OUT2} .	
13	V _{IN1}	Input voltage for V _{OUT1} , and internal circuitry.	
15	V _{OUT1}	100 mA output (±2% output voltage) for powering microprocessor I/O.	






Figure 2. Block Diagram



3.37 3.36 3.35 3.34 3.33 3.32 (V) 3.32 3.30 3.29 3.28 3.28 3.27 3.26 $I_{VOUT1} = 5 \text{ mA}$ 3.25 $I_{VOUT2} = 5 \text{ mA}$ 3.24 3.23 -40 -20 0 20 40 60 80 100 120 Temperature (°C)

Figure 3. 2.6 V Output Voltage

Figure 4. 3.3 V Output Voltage







Figure 5. 2.5 V Output Voltage

Figure 6. 1.8 V Output Voltage







Figure 7. 5.0 V Output Voltage

Figure 8. V_{IN2} versus V_{IN1}

TYPICAL PERFORMANCE CHARACTERISTICS


12



125°C 10 25°C 8 I_Q (mA) 40°C 4 0 0 10 20 30 50 60 70 80 90 100 I_{OUT1} (mA)

Figure 9. I_Q versus I_{OUT1}

Figure 10. I_Q versus I_{OUT1}







Figure 11. I_Q versus I_{OUT2}

Figure 12. I_Q versus I_{OUT2}







Figure 13. I_Q versus I_{OUT} (V_{OUT1} & V_{OUT2})


Figure 14. I_Q versus I_{OUT} (V_{OUT1} & V_{OUT2})



3.5 3.0 2.5 1.5 1.0 0.5 0 125°C 25°C -40°C 0 0 1 2 3 4 5 6 7 8 9 10 V_{IN1} (V)

Figure 15. V_{OUT1} (5 V) versus V_{IN1}

Figure 16. V_{OUT1} (3.3 V) versus V_{IN1}






Figure 17. V_{OUT2} (2.6 V) versus V_{IN1}

Figure 18. V_{OUT2} (2.5 V) versus V_{IN1}






Figure 19. V_{OUT2} (1.8 V) versus V_{IN1}



35 30 25 TIME (mS) 20 15 10 5 0 20 40 60 80 100 120 140 160 C_{Delay} (nF)

Figure 20. Reset Delay Time versus Temperature

Figure 21. Reset Delay Time versus C_{Delay}







Figure 22. Slew Rate versus C_{Slew}

Figure 23. Slew Rate versus C_{Slew}







Figure 24. V_{OUT1} Dropout Voltage


Figure 25. Quiescent Current vs. V_{IN1}



100 UNSTABLE 2.5 V **REGION** 10 2.6 V 1.8 V Z ESR (\O) STABLE **REGION** 0.1 C_{VOUT2} = 10 μF 0.01 10 20 40 50 70 80 90 100 **OUTPUT CURRENT (mA)**

Figure 26. V_{OUT1} Output Capacitor ESR (10 μF)

Figure 27. V_{OUT2} Output Capacitor ESR (10 μF)







Figure 28. V_{OUT1} Output Capacitor ESR (0.1 μ F / 1 μ F)

Figure 29. V_{OUT2} (2.6 V) Output Capacitor ESR (0.1 μ F / 1 μ F)






Figure 30. V_{OUT2} (2.5 V) Output Capacitor ESR (0.1 μ F / 1 μ F)

Figure 31. V_{OUT2} (1.8 V) Output Capacitor ESR (0.1 μ F / 1 μ F)

TYPICAL PERFORMANCE CHARACTERISTICS

(Load Transient waveforms shown were measured on the 5 V/2.6 V device)




Figure 32. V_{OUT1} Load Transient Response 100 mA to No Load & No Load to 100 mA




Figure 34. V_{OUT1} Load Transient Response 100 mA to No Load




Figure 36. V_{OUT1} Load Transient Response No Load to 100 mA




Figure 33. V_{OUT2} Load Transient Response 100 mA to No Load & No Load to 100 mA




Figure 35. V_{OUT2} Load Transient Response 100 mA to No Load




Figure 37. V_{OUT2} Load Transient Response No Load to 100 mA

TIMING DIAGRAMS




Figure 38. Response to Impulse




Figure 39. Output Decay vs. Load Impedance




Figure 40. $V_{\rm IN}$ Power Shunt

CIRCUIT DESCRIPTION




Figure 41. Dual Drive RESET Valid

RESET

The RESET function gets its drive from both the input (V_{IN1}) and the output (V_{OUT1}) . Because of this, it is able to maintain a more reliable reset valid signal. Most regulators maintain a valid reset signal down to 1 V on the output voltage. The reset on the NCV8509 is valid down to 0 V on the output voltage V_{OUT1} (power is provided via V_{IN1}) and the reset on the NCV8509 is valid down to 0 V on the input voltage V_{IN1} (power is provided via V_{OUT1}). Refer to Figure 41 for operation timing diagrams.

Delay Function

The reset delay circuit provides a programmable (by external capacitor) delay on the \overline{RESET} output lead.

The delay lead provides source current (typically $6.0 \,\mu A$) to the external delay capacitor during the following proceedings:

- 1. During power up (once the regulation threshold has been verified);
- 2. After a reset event has occurred and the device is back in regulation.

The delay capacitor is discharged when the regulation (RESET threshold) has been violated. This is a latched incident. The capacitor will fully discharge and wait for the device to regulate before going through the delay time event again.

Power Shunt

 $R_{\rm EX}$ routes some of the current used in the $V_{\rm OUT2}$ to a second input pin ($V_{\rm IN2}$). This is accomplished by using an internal shunt. A simplified version of this shunt is shown in Figure 42. This has the effect of reducing the amount of power dissipated on chip. The effects of choosing the external resistor value are shown in Figure 43.

Selection of the optimum Rex resistor value can be done using the following equation:

$$\frac{(V_{in(max)} - 4.5)}{I_{out2(max)}}$$

When not using the power shunt, short V_{IN1} to V_{IN2} .




Figure 42. Power Shunt





Figure 43. Power On Chip








Figure 45.




Figure 46.

Why Use a Power Shunt?

The power shunt circuitry helps manage and optimize power dissipation on the integrated circuit.

Figure 44 shows a 100 mA load. A 135 Ω resistor dissipates 1.35 W as shown.

Without the power shunt, the 135 Ω resistor would run into head room issues at 6.0 V and would only be able to drive 21.5 mA as shown in Figure 45 before causing the 2.5 V output to collapse.

Figure 46 shows the power shunt circuitry adding the current back in at low voltage operation. So the power is moved off chip at high voltage where it is needed most.

To further clarify, Figure 47 shows the maximum allowed resistor value (29 Ω) without the power shunt for 6.0 V operation.

Figure 48 shows the scenario at high voltage. Only 290 mW of power is dissipated off chip compared to Figure 44 with 1.35 W.




Figure 47.

Figure 48.

Power Dissipation

NCV8509 has a power shunt circuit which reduces the power on chip by utilizing an external resistor, R_{EX} . Thus the power on chip, P_{IC} , is equal to the total power, P_{T} , minus the power dissipated in the resistor P_{REX} . Refer to Figure 49.

$$PIC = PTOTAL - PREX$$
 (1)

where

$$PTOTAL = (VIN1 - VOUT1) IOUT1$$
 (2)

+
$$(V_{IN1} - V_{OUT2}) I_{OUT2} + (V_{IN1} \times Iq)$$

and

$$P_{REX} = (V_{IN1} - V_{IN2}) I_{OUT2}$$
 (3)




Figure 49.

$$V_{IN2} = \begin{cases} V_{IN1} - V_{SAT} & \text{for } V_{IN1} < (V_{REF} + V_{SAT}) \\ V_{REF} & \text{for } (V_{REF} + V_{SAT}) < V_{IN1} < (V_{REF} + (I_{OUT2} \times R_{EX})) \\ V_{IN1} - (I_{OUT2} \times R_{EX}) & \text{for } (V_{REF} + (I_{OUT2} \times I_{OUT})) < V_{IN1} \end{cases}$$

where $V_{REF} = V_Z - V_{BE}$ when Q1 is normally conducting.

Based on equation 3, the power in R_{EX} is dependent on V_{IN2} . (Increasing R_{EX} may require an increase in C_{IN2} . A careful system validation should be performed for stability). The voltage on V_{IN2} is controlled by the shunt circuit, which has three modes of operation, as seen in Figure 50.

Mode 1. At low battery V_{IN2} is equal to V_{IN1} minus the saturation voltage of the shunt output NPN.

Mode 2. Once V_{IN1} rises above the reference voltage of the shunt circuit, V_{IN2} will regulate at the V_{REF} .

Mode 3. V_{IN2} would continue to regulate at V_{REF} , but since I_{OUT2} is not infinite, when V_{IN1} rises higher than the

reference voltage plus the voltage drop across the external resistor R_{EX} , it will force V_{IN2} to be $V_{IN1} - (I_{OUT2} \times R_{EX})$. Equation 4 provides a summary for V_{IN2} .

Combining equations 3 and 4 gives three different equations for power across $R_{\rm EX}$.

$$PMODE1 = (VSAT \times IOUT2)$$
 (5)

$$PMODE2 = (VIN1 - VREF) \times IOUT2$$
 (6)

$$PMODE3 = IOUT2^2 \times REX$$
 (7)




Figure 50. V_{IN} Shunt




Figure 51. 16 Lead SOW (Exposed Pad), θ JA as a Function of the Pad Copper Area (2 oz. Cu Thickness), Board Material = 0.0625" G-10/R-4

Once the value of $P_{IC(max)}$ is known, the maximum permissible value of $R_{\theta JA}$ can be calculated:

$$R_{\theta}JA = \frac{150^{\circ}C - T_{A}}{P_{IC}}$$
 (8)

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with

 $R_{\theta JA}$'s less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.

Heat Sinks

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\theta JA}$:

$$R_{\theta}JA = R_{\theta}JC + R_{\theta}CS + R_{\theta}SA$$
 (9)

where:

 $R_{\theta JC}$ = the junction-to-case thermal resistance,

 $R_{\theta CS}$ = the case-to-heatsink thermal resistance, and

 $R_{\theta SA}$ = the heatsink-to-ambient thermal resistance.

 $R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it too is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.




Figure 52. Fault Response. Note the High SLEW Rate Coming Out of Fault Conditions.

Soft Start Only Applies to a Power Up Sequence.

Slew Rate Control

Figure 53 shows the circuitry associated with Slew Rate Control. The diagram highlights the control of one output for simplicity. V_{OUT1} and V_{OUT2} are both controlled on the IC.

The slew rate capacitor (C_{SLEW}) is charged with an on–chip current source runing at 6.0 μA (typ.). Charging a capacitor with a current source creates a linear voltage ramp as shown in Figure 54.

The lowest voltage to the positive terminals of the comparator (Error Amp) dominates the output voltage (V_{OUT}). Consequently, when C_{SLEW} is fully discharged on power up, it is the dominant factor on the positive terminal and disables the output. The output (V_{OUT}) follows the linear ramp on the SLEW pin (after being gained up with R1 and R2) until V_{BG} becomes the dominant voltage. This occurs when SLEW = $V_{BG} + V_{D1}$ or approximately 1.8 V.

Internal Voltage Rail $\approx 3.8 \text{ V}$ SLEW C_{SLEW} C_{SLEW}

Figure 53. Slew Control Circuitry

Slew time can be calculated using the standard capacitor equation.

$$I \,=\, C \frac{dv}{dt} \ , \ \ t \,=\, \frac{C(\Delta V)}{I}$$

Using a 33 nF capacitor, the slew time is:

$$t = \frac{(33 \text{ nF})(1.8 \text{ V})}{6 \mu A} = 9.9 \text{ ms}$$

The corresponding slew rate for this is 1.8 V/9.9 ms = 182 V/s ON THE SLEW PIN.

To calculate the slew rate on outputs, you must multiply by the gain set up by R1 and R2.

$$A_V = \frac{VOUT}{1.28 \text{ V}}$$

For a 5 V output, the gain would be:

$$A_V = \frac{5 \text{ V}}{1.28 \text{ V}} = 3.9 \text{ V/V}$$

assuming $V_{BG} = 1.28 \text{ V}$.

The resultant slew rate on the output is the slew rate on the SLEW pin multiplied by the gain, or:

$$(182 \text{ V/s}) \times (3.9 \text{ V/V}) = 710 \text{ V/s}$$




Figure 54.

ORDERING INFORMATION


Device	Output Voltage	Package	Shipping [†]
NCV8509PDW18		SOIC 16 Lead	47 Units/Rail
NCV8509PDW18G		SOIC 16 Lead (Pb-Free)	
NCV8509PDW18R2	3.3 V/1.8 V	SOIC 16 Lead	1000 Tape & Reel
NCV8509PDW18R2G		SOIC 16 Lead (Pb-Free)	
NCV8509PDW25	5 V/2.5 V	SOIC 16 Lead	47 Units/Rail
NCV8509PDW25G		SOIC 16 Lead (Pb-Free)	
NCV8509PDW25R2		SOIC 16 Lead	1000 Tape & Reel
NCV8509PDW25R2G		SOIC 16 Lead (Pb-Free)	
NCV8509PDW26		SOIC 16 Lead	47 Units/Rail
NCV8509PDW26G	5 V/2.6 V	SOIC 16 Lead (Pb-Free)	
NCV8509PDW26R2		SOIC 16 Lead	1000 Tape & Reel
NCV8509PDW26R2G		SOIC 16 Lead (Pb-Free)	

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

SOIC 16 LEAD WIDE BODY EXPOSED PAD PDW SUFFIX

CASE 751AG-01 **ISSUE O**



NOTES:

- AUTES:
 1 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2 CONTROLLING DIMENSION: MILLIMETER.
 3 DIMENSION A AND B DO NOT INCLUDE MOLD DESCRIPTION.


- PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER
- SIDE.

 5 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE PROTRUSION SHALL BE
 0.13 (0.005) TOTAL IN EXCESS OF THE D DIMENSION
 AT MAXIMUM MATERIAL CONDITION.
- 6. 751R-01 OBSOLETE, NEW STANDARD 751R-02.

	MILLIMETERS		INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	10.15	10.45	0.400	0.411		
В	7.40	7.60	0.292	0.299		
С	2.35	2.65	0.093	0.104		
D	0.35	0.49	0.014	0.019		
F	0.50	0.90	0.020	0.035		
G	1.27 BSC		0.050	BSC		
Н	3.31	3.51	0.130	0.138		
J	0.25	0.32	0.010	0.012		
K	0.00	0.10	0.000	0.004		
L	4.58	4.78	0.180	0.188		
M	0 °	7 °	0 °	7 °		
P	10.05	10.55	0.395	0.415		
R	0.25	0.75	0.010	0.029		

SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.