DRAM

1 MEG x 4 DRAM

QUAD CAS PARITY, FAST PAGE MODE

FEATURES

- Four independent CAS controls, allowing individual manipulation to each of the four data Input/Output ports (DQ1 through DQ4).
- Offers a single chip solution to byte level parity for 36bit words when using 1 Meg x 4 DRAMs for memory
- Emulates write-per-bit, at design-in level, with simplified timing constraints
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024-cycle refresh in 16ms
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS, and HIDDEN
- CAS-BEFORE-RAS cycles with WE as a don't care

OPTIONS	MARKING
Timing	
70ns access	- 7
80ns access	- 8
100ns access	-10
 Packages Plastic SOJ (300mil) Plastic SOJ (350mil) 	DJ DJW
 Operating Temperature, Ta Commercial (0°C to +70°C) 	None

GENERAL DESCRIPTION

The MT4C4004 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. This 1 Meg x 4 DRAM is unique in that each CAS (CASI through CAS4) controls its corresponding data I/O port in conjunction with OE (eg. CASI controls DQ1 I/O port, CAS2 controls DQ2, CAS3 controls DQ3 and CAS4 controls DQ4).

The best way to view the Quad \overline{CAS} function is to imagine the \overline{CAS} inputs going into an AND gate to obtain an internally generated \overline{CAS} signal functioning in an identical manner to the single \overline{CAS} input on a standard 1 Meg x 4 DRAM device. The key difference is each \overline{CAS} controls its corresponding DQ tristate logic (in conjunction with \overline{OE} and \overline{WE}) on the Quad CAS DRAM.

During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits,

PIN ASSIGNMENT (Top V	/iew)
24-Pin SOJ (E-5, E-6)	

	DQ1 d	1+	26) V55
	DO2 (2	25	DQ4
•	WE C	3	24	1003
	RAS C	4	23	CXS4
;	CASI C	5	22	10E
•	CAS2 C	6:	21	D CASS
	A9 [a	19	l NC
	AO E	9	18	i Aa
	A1 C	10	17	3 A7
	A2 [111	16	1 A6
	A3 E	12	15	1 A5
= Pin is a 'no connect'	Vcc E	13	14	3 A4
		<u> </u>		,

NC

and the first $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input, A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode.

During a WRITE cycle, data-in (Dx) is latched by the falling edge of WE or the first CAS, whichever occurs last. If WE goes LOW prior to the first CAS going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output buffer, data out (Q) is activated and retains the selected cell data until the trailing edge of its corresponding CAS occurs (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle (OE switching the device from a READ to a WRITE function). The four data inputs and four data outputs are routed through four pins using common I/O, with pin direction controlled by WE and OE.


FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobed-in by the first CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.

Returning RAS and all four CAS controls HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS or HIDDEN refresh) so that all 1024 combinations of RAS addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CAS-BEFORE-RAS cycle will invoke the refresh counter for automatic and sequential row addressing.

MT4C4004 REV. 1/91 1-165

Micron Technology, Inc., reserves the right to change products or specifications without notice.

FUNCTIONAL BLOCK DIAGRAM QUAD CAS



*NOTE: WE LOW prior to first <u>CAS</u> LOW, EW detection CKT output is a 1. <u>First CAS LOW while WE HIGH, EW detection CKT output is a 0,</u> (OE will now determine I/O).

TRITH TARIF

A second second

IRUIH IABI	l			r					
-						-	Addre	sses	•
Function		RAS	CASx	CASy	WE	OE	t _R	¹C	DQx (DQy always High-Z)
Standby		Н	X	Х	X	Х	Х	Х	High-Z
READ		L	L	Н	Н	L	ROW	COL	Valid Data Out
EARLY-WRITE	[L	L	Н	L	Х	ROW	COL	Valid Data In
READ-WRITE		L	L	Н	H→L	L→H	ROW	COL	Valid Data Out, Data In
PAGE-MODE	1st Cycle	L	H→L	Н	Н	L	ROW	COL	Valid Data Out
READ	2nd Cycle	L	H→L	H	Н	L	п/а	COL	Valid Data Out
PAGE-MODE	1st Cycle	L	H→L	Н	L	X	ROW	COL	Valid Data In
EARLY-WRITE	2nd Cycle	L	H→L	Η	L	X	n/a	COL	Valid Data In
PAGE-MODE	1st Cycle	L	H→L	Н	H→L	L→H	ROW	COL	Valid Data Out, Data In
READ-WRITE	2nd Cycle	L	H→L	Н	H→L	L→H	n/a	COL	Valid Data Out, Data In
HIDDEN	READ	L→H→L	L	Н	Н	L	ROW	COL	Valid Data Out
REFRESH	WRITE	L→H→L	L	Н	L	Х	ROW	COL	Valid Data In
RAS-ONLY REFRESH		L	Н	Н	Х	Х	ROW	n/a	High-Z
CAS-BEFORE- RAS REFRESI		H→L	L	Н	х	Х	Х	Х	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vs	s1.0V to +7.0V
Storage Temperature (Ceramic)	
Storage Temperature (Plastic)	
Power Dissipation	
Short Circuit Output Current	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DRAM

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS (Notes: 1, 3, 4, 6, 7) (Vcc = $5.0V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	1
Input High (Logic 1) Voltage, All Inputs	ViH	2.4	Vcc+1	٧	1
Input Low (Logic 0) Voltage, All Inputs	ViL	-1.0	0.8	٧	1
INPUT LEAKAGE CURRENT any input (0V ≤ VIN ≤ 6.5V, all other pins not under test = 0V)	(i	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ Vouт ≤ 5.5V)	loz	-10	10	μΑ	
OUTPUT LEVELS	Vон	2.4		٧	
Output High Voltage (lout = -5mA) Output Low Voltage (lout = 4.2mA)	Vol		0.4	v	

			MAX		Ī	
PARAMETER/CONDITION	SYMBOL	-7	-8	-10	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	lcc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)	lcc2	1	1	1	mA	26
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: RC= RC (MIN))	lccs	100	90	80	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL; CAS, Address Cycling: IPC= IPC (MIN))	lcc4	70	60	50	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS=VIH: ¹RC= ¹RC (MIN))	lcc5	100	90	80	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: tRC= tRC (MIN))	icce	100	90	80	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	Cit		5	pF	2
Input Capacitance: RAS, CAS1-4, WE, OE	Ciz		7	pF	2
Input/Output Capacitance: DQ	Cio		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = $5.0V \pm 10\%$)

A.C. CHARACTERISTICS			-7	-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	¹RC	130		150		180	1	ns	******
READ-WRITE cycle time	¹RWC	185		205	·	220	 	ns	
FAST-PAGE-MODE READ or WRITE cycle time	¹ PC	40		45		55		ns	31
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	95		100		115		. ns	31
Access time from RAS	^t RAC	····	70		80		100	ns	14
Access time from CAS	†CAC		20		20		25	ns	15, 29
Output Enable	†OE	···	20	· · · · ·	20		25	ns	33
Access time from column address	¹AA		35		40		50	ns	
Access time from CAS precharge	^t CPA		40		45		50	ris	29
RAS pulse width	†RA\$	70	100,000	80	100,000	100	100,000	ns	
RAS pulse width (FAST PAGE MODE)	IRASP	70	100,000	80	100,000	100	100.000	ns	
RAS hold time	^t RSH	20		20	1	25		ns	27
RAS precharge time	^t RP	50		60		70		ns	
CAS pulse width	CAS	20	100,000	20	100,000	25	100.000	ns	34
CAS hold time	†CSH	70		80		100	1	ns	28
CAS precharge time	[†] CPN	10		10	1 1	15		ns	16, 32
CAS precharge time (FAST PAGE MODE)	CP	10		10		10	 	ns	32
RAS to CAS delay time	^t RCD	20	50	20	60	25	75	ns	17, 27
CAS to RAS precharge time	^t CRP	5		5		5		ns	28
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		15		ns	
RAS to column address delay time	^t RAD	15	35	15	40	20	50	ns	18
Column address setup time	†ASC	0		0		0		ns	27
Column address hold time	¹CAH	15		15		20	-	ns	27
Column address hold time (referenced to RAS)	^t AR	55		60		70		ns	
Column address to RAS lead time	^t RAL	35		40		50		ns	
Read command setup time	†RCS	0		0		0	 	ns	27
Read command hold time (referenced to CAS)	¹RCH	. 0		0		0		ns	19, 28
Read command hold time (referenced to RAS)	¹RRH	0		0		0		ns	19
CAS to output in Low-Z	CLZ	0		0	1	0	 	ns	29

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = $5.0V\pm10\%$)

A.C. CHARACTERISTICS			7	· -	8	-	10		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	'OFF	0	20	0	20	0	20	ns	20, 29, 38
Output disable	ΦD		20		20		20	ns	34, 38
WE command setup time	fwcs	0		0		0		ns	21, 27
Write command hold time	™CH	15		15		20		ns	36
Write command hold time (referenced to RAS)	*WCR	55		60		75		ns	
Write command pulse width	tWP	15		15		20		ns	
Write command to RAS lead time	^I RWL	20		20		25		ns	
Write command to CAS lead time	CML	20		20		25		ns	28
Data-In setup time	tDS	0		0		0	L	ns	22, 29
Data-in hold time	HO	15		15_		20	<u> </u>	ns	22, 29
Data-in hold time (referenced to RAS)	^t DHR	55		60		75		ns	
RAS to WE delay time	¹RWD	100		110		130		ns	21
Column address to WE delay time	†AWD	65		70		80		ns	21
CAS to WE delay time	'CWD	50		55		60		ns	21, 27
Transition time (rise or fall)	ŧΤ	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	REF		16		16		16	ms	
RAS to CAS precharge time	¹ RPC	0		0		0		ns	
CAS setup time (CAS-BEFORE-RAS refresh)	[†] CSR	10		10		10		ns	5, 27
CAS hold time (CAS-BEFORE-RAS refresh)	CHR	15		15		15		ns	5, 28
Last CAS going LOW to first CAS to return HIGH	†CLCH	10		10		10		ns	30
OE hold time from WE during READ-MODIFY-WRITE cycle	OEH	20		20		20		ns	37
OE setup prior to RAS during HIDDEN refresh cycle	ORD	0		0		0		ns	

NOTES


- 1. All voltages referenced to Vss.
- This parameter is sampled. Capacitance is calculated from the equation C = I dt/dr with dv = 3V and Vcc = 5V.
- Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates.
 Specified values are obtained with minimum cycle time and the outputs open.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- 7. An İnitial 100µs pause is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
- AC characteristics assume ^tT = 5ns.
- 9. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- In addition to meeting the transition rate specification, all input signals must transit between VIII and VIII (or between VIII and VIII) in a monotonic manner.
- 11. If $\overline{CASx} = VIH$, data output (Qx) is high impedance.
- If CASx = VIL, Qx may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to 2 TTL gates and 100pF.
- 14. Assumes that [†]RCD < [†]RCD (MAX). If [†]RCD is greater than the maximum recommended value shown in this table, [†]RAC will increase by the amount that [†]RCD exceeds the value shown.
- 15. Assumes that ^tRCD ≥ ^tRCD (MAX).
- 16. If at least one CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, all four CAS controls must be pulsed HIGH for CPN.
- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
- 18. Operation within the ^tRAD (MAX) limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (max) limit, then access time is controlled exclusively by ^tAA.
- 19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- OFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to VoH or Vot.

- 21. ^tWCS, ^tRWD, ^tAWD and ^tCWD are restrictive operating parameters in EARLY-WRITE and READ-WRITE cycles only. If ^tWCS ≥ ^tWCS (min), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ^tRWD ≥ ^tRWD (MIN), ^tAWD ≥ ^tAWD (MIN) and ^tCWD ≥ ^tCWD (MIN), the cycle is a READ-WRITE cycle, and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OE controlled) cycle. (at access time and until CAS or OE goes back to VIH)
- These parameters are referenced to CASx leading edge in early WRITE cycles and WE leading edge in late WRITE or READ-WRITE cycles.
- If OE is tied permanently LOW, READ-WRITE or READ-MODIFY-WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
- 25. One to three CAS controls may be HIGH throughout any given CAS cycle, even though the timing waveforms show all CAS controls going LOW. If any one does go LOW, it must meet all the timing requirements listed or the data for that I/O buffer may be invalid. At least one of the four CAS controls must be LOW for a valid CAS cycle to occur.
- 26. All other inputs at Vcc -0.2V.
- 27. The first CASx edge to transition LOW.
- 28. The last CASx edge to transition HIGH.
- Output parameter (DQx) is referenced to corresponding CASx input; DQ1 by CAS1, DQ2 by CAS2, etc.
- 30. Last falling CASx edge to first rising CASx edge.
- 31. Last rising CASx edge to next cycle's last rising CASx edge.
- 32. Last rising CASx edge to first falling CASx edge.
- 33. First DQx controlled by the first CASx to go LOW.
- 34. Last DQx controlled by the last CASx to go HIGH.
- 35. Each CASx must meet minimum pulse width.
- 36. Last CASx to go LOW.
- 37. LATE-WRITE and READ-MODIFY-WRITE cycles must have both OD and OEH met OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS remains LOW and OE is taken back LOW after OEH is met. If the last CASx goes HIGH prior to OE going back LOW, the DQs will remain open.
- 38. The DQs open during READ cycles once OD or OFF occur. If the last CASx goes HIGH first, OE becomes a don't care. If OE goes HIGH and CASx stays LOW, OE is not a don't care; and the DQs will provide the previously read data if OE is taken back LOW (while CASx remains LOW).


Sale or commendate

DRAM


READ CYCLE




EARLY-WRITE CYCLE



READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE







FAST PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




RAS-ONLY REFRESH CYCLE $(ADDR = A_0 - A_8; \overline{WE} \text{ and } \overline{OE} = DON'T CARE)$



CAS-BEFORE-RAS REFRESH CYCLE $(A_0 - A_8, \overline{WE} \text{ and } \overline{OE} = DON'T CARE)$



HIDDEN REFRESH CYCLE $(\overline{WE} = HIGH, \overline{OE} = LOW)^{24}$



1-174


QUAD CAS MODULE UPGRADE

The MT4C4004 (Quad CAS DRAM) was developed to supersede the 1 Meg DRAMs used in the current 1 Meg and 2 Meg x 36 DRAM modules and to add leading-edge CMOS performance. The MT4C4004 is a 1 Meg x 4 CMOS FAST-PAGE-MODE DRAM with four CAS input controls. The four individual CAS inputs allow each I/O buffer (DQ) to be separately controlled, just as if there were four separate 1 Meg x 1 DRAMs. Most 1 Meg x 1 DRAMs use older CMOS technology and do not have the access speeds of the newer CMOS 4 Meg (1 Meg x 4).

The MT4C4004 will reduce chip count on a x36 module; improving reliability, reducing power consumption and lowering cost. The 1 Meg x 36 will have four 1 Meg x 1 DRAMs replaced by either one or two Quad CAS DRAMs, depending on whether RASO and RASI must be separate or can be connected together. The 2 Meg x 36 will have eight 1 Meg x 1 DRAMs replaced by either two or four Quad CAS DRAMs, depending on whether RASO, RAS1, RAS2, and RAS3 must be split or can be connected together.

T-46-23-17


The current 1 Meg x 36 DRAM Module is shown with 256K x 1 DRAMs in Figure 1 below. Figures 2 and 3 show how the same module will be realized with the Quad CAS DRAM for both the split RAS (Figure 2) and the common RAS (Figure 3) modules.



U1, U2, U4, U5, U7, U8, U10, U11 = MT4C4256DJ U3, U6, U9, U12 = MT1259EJ

Figure 1 1 MEG x 36 WITH 1 MEG x 1 FOR PARITY BIT

QUAD CAS ENHANCED x36 MODULES




U1, U2, U4, U5, U6, U7, U8, U9 = MT4C4256DJ U3 = MT4C4259EJ

Figure 2 1 MEG x 36 WITH QUAD CAS FOR PARITY BIT AND SPLIT RAS CONTROL



QUAD CAS ENHANCED x36 MODULES



U1, U2, U4-U9 = MT4C4256DJ U3 = MT4C4259EJ

Figure 3 1 MEG x 36 WITH QUAD CAS FOR PARITY BIT AND COMMON RAS CONTROL