July 2001

## FAIRCHILD

SEMICONDUCTOR®

## FDR6580 N-Channel 2.5V Specified PowerTrench<sup>®</sup> MOSFET

## **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for "low side" synchronous rectifier operation, providing an extremely low  $R_{DS(ON)}$  in a small package.


## Applications

- Synchronous rectifier
- DC/DC converter

# SuperSOT<sup>™</sup>-8 D



- 11.2 A, 20 V.  $R_{DS(ON)}$  = 9 m $\Omega$  @ V<sub>GS</sub> = 4.5 V  $R_{DS(ON)}$  = 11 m $\Omega$  @ V<sub>GS</sub> = 2.5 V
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- High power and current handling capability in a smaller footprint than SO8



## Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V <sub>DSS</sub>	Drain-Sour	ce Voltage		20	V	
V <sub>GSS</sub>	Gate-Source	e Voltage		±12	V	
I <sub>D</sub>	Drain Curre	Drain Current – Continuous (Note 1a		11.2	А	
	– Pulsed			50		
P <sub>D</sub>	Power Diss	ipation for Single Operatior	ר (Note 1a)	1.8	W	
			(Note 1b)	1.0		
			(Note 1c)	0.9		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +150	°C	
Therma	al Charac	teristics				
	1	teristics esistance, Junction-to-Ambi	ient (Note 1a)	70	°C/W	
<b>Therma</b> R <sub>θJA</sub> R <sub>θJC</sub>	Thermal Re		, ,	70 20	°C/W	
R <sub>θJA</sub> R <sub>θJC</sub>	Thermal Re Thermal Re	esistance, Junction-to-Ambi	e (Note 1)	-	°C/W °C/W	
R <sub>əja</sub> R <sub>əjc</sub> Packag	Thermal Re Thermal Re	esistance, Junction-to-Ambi esistance, Junction-to-Case	e (Note 1)	-		

©2001 Fairchild Semiconductor Corporation

FDR6580

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics		1		1	
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_D = 250 \mu A$	20			V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C		11		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	$V_{GS} = 12 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
	Gate-Body Leakage, Reverse	$V_{GS} = -12 \ V \ ,  V_{DS} = 0 \ V$			-100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, \qquad I_D = 250 \ \mu A$	0.5	0.9	1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 µA, Referenced to 25°C		-3.5		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$ \begin{array}{ll} V_{GS} = 4.5 \ V, & I_D = 11.2 \ A \\ V_{GS} = 2.5 \ V, & I_D = 10.1 \ A \\ V_{GS} = 4.5 \ V, & I_D = 11.2 \ A, \ T_J \ 125^\circ C \end{array} $		5.2 6.6 7.1	9 11 13	mΩ
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 4.5 \text{ V},  V_{DS} = 5 \text{ V}$	25			А
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 V$ , $I_{D} = 11.2 A$		70		S
Dynamic	Characteristics	·				
Ciss	Input Capacitance	$V_{DS} = 10 V$ , $V_{GS} = 0 V$ ,		3829		pF
Coss	Output Capacitance	f = 1.0 MHz		854		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			446		pF
Switchin	g Characteristics (Note 2)		•	•	•	
t <sub>d(on)</sub>	Turn–On Delay Time	$V_{DD} = 10 V, \qquad I_D = 1 A,$		15	27	ns
t <sub>r</sub>	Turn–On Rise Time	$V_{GS} = 4.5 V, R_{GEN} = 6 \Omega$		20	32	ns
t <sub>d(off)</sub>	Turn–Off Delay Time			62	99	ns
t <sub>f</sub>	Turn–Off Fall Time			39	62	ns
Qg	Total Gate Charge	$V_{DS} = 10 \text{ V}, \qquad I_D = 11.2 \text{ A},$		34	48	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = 4.5V$		5.9		nC
Q <sub>gd</sub>	Gate-Drain Charge			9.3		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain–Source Diode Forward Current				1.5	А
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$ , $I_S = 1.5 A$ (Note 2)		0.6	1.2	V

1. R<sub>6UA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



Scale 1 : 1 on letter size paper


a) 70°/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper




b) 125°/W when mounted on a .04 in<sup>2</sup> pad of 2 oz copper

c) 135°/W when mounted on a minimum pad.

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%



# FDR6580



# FDR6580

FDR6580 Rev C(W)

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> Bottomless<sup>TM</sup> CoolFET<sup>TM</sup>  $CROSSVOLT^{TM}$ DenseTrench<sup>TM</sup> DOME<sup>TM</sup> EcoSPARK<sup>TM</sup> E<sup>2</sup>CMOS<sup>TM</sup> EnSigna<sup>TM</sup> FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST<sup>®</sup> FASTr<sup>™</sup> FRFET<sup>™</sup> GlobalOptoisolator<sup>™</sup> GTO<sup>™</sup> HiSeC<sup>™</sup> ISOPLANAR<sup>™</sup> LittleFET<sup>™</sup> MicroFET<sup>™</sup> MICROWIRE<sup>™</sup> OPTOLOGIC<sup>™</sup> OPTOPLANAR<sup>™</sup> PACMAN<sup>™</sup> POP<sup>™</sup> Power247<sup>™</sup> PowerTrench<sup>®</sup> QFET<sup>™</sup> QS<sup>™</sup> QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER<sup>®</sup> SMART START<sup>™</sup> STAR\*POWER™ Stealth™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™ UltraFET<sup>®</sup> VCX™

### STAR\*POWER is used under license

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

## **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
		Rev. H3