

8751H/8753H

Single-Chip 8-Bit Microcontroller

MILITARY INFORMATION

DISTINCTIVE CHARACTERISTICS

- Military Temperature Range
– –55 to +125°C (Tc)
- 4K x 8 EPROM (8751); 8K x 8 EPROM (8753)
- 128 x 8 RAM
- 64K bytes Program Memory space
- 64K bytes Data Memory space
- Pin-compatible with entire 8051 Family
- Full-duplex programmable serial ports
- 32 I/O lines (four 8-bit ports)
- Supports Adaptive EPROM Programming
- EPROM Security Feature
- Two 16-bit Timer/Event counters

GENERAL DESCRIPTION

The 8751H and 8753H are members of a family of advanced single-chip microcontrollers. Both the 8751H, which has 4K bytes of EPROM, and the 8753H, which has 8K bytes of EPROM, are pin-compatible EPROM versions of the 8051AH and 8053AH, respectively. Thus, the 8751H/8753H are full-speed prototyping tools which provide effective single-chip solutions for controller applications that require code modification flexibility. Refer to the block diagram of the 8051 family.

The 8751H/8753H devices feature: thirty-two I/O lines; two 16-bit timer/event counters; a Boolean processor, a 5-source, bi-level interrupt structure; a full-duplex serial channel; and on-chip oscillator and clock circuitry.


Program and Data Memory are located in independent addresses. The AMD family of microcontrollers can access up to 64K bytes of external Program Memory and up to 64K

bytes of external Data Memory. The 8751H and the 8753H contain the lower 4K and 8K bytes of Program Memory, respectively, on-chip. Both parts have 128 bytes of on-chip read/write data memory.

The AMD 8051 Microcontroller Family is specifically suited for control applications. A variety of fast addressing modes, which access the internal RAM, facilitates byte processing and numerical operations on small data structures. Included in the instruction set is a menu of 8-bit arithmetic instructions, including 4-cycle multiply and divide instructions.



Extensive on-chip support enables direct bit manipulation and testing of 1-bit variables as separate data types. Thus, the device is also suited for control and logic systems that require Boolean processing.

BLOCK DIAGRAM



Publication # Rev. Amendment
09285 A /0
Issue Date: November 1987

CONNECTION DIAGRAMS Top View




CD010870

CD005651

Note: Pin 1 is marked for orientation.

LOGIC SYMBOL




LS001325

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- a. **Device Number**
- b. **Speed Option** (if applicable)
- c. **Device Class**
- d. **Package Type**
- e. **Lead Finish**



Valid Combinations	
8751H	/BQA, /BUA
8751H-8	
8753H	
8753H-8	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65 to +150°C
Voltage on Any Other Pin to V _{SS} (Except V _{pp})	-0.5 to +7.0 V
Voltage from V _{pp} to V _{SS}	-0.5 to +21.5 V
Power Dissipation	2 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Military (M) Devices Temperature (T _C)	-55 to +125°C
Supply Voltage (V _{CC})	+4.5 to +5.5 V
Ground (V _{SS})	0 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V _{IL} †	Input LOW Voltage		-0.5	0.7	V
V _{IL1} †	Input LOW Voltage to $\bar{E}A$		0	0.7	V
V _{IH} †	Input HIGH Voltage (Except XTAL ₂ , RST)		2.2	V _{CC} + 0.5	V
V _{IH1} †	Input HIGH Voltage to XTAL ₂ , RST	XTAL ₁ = V _{SS}	2.5	V _{CC} + 0.5	V
V _{OL}	Output LOW Voltage (Ports 1, 2, 3) (Note 1)	I _{OL} = 1 mA		0.45	V
V _{OL1}	Output LOW Voltage (Port 0, ALE, $\bar{P}SEN$) (Note 1)	I _{OL} = 8 mA		0.60	V
		I _{OL} = 2.4 mA		0.45	V
V _{OH}	Output HIGH Voltage (Ports 1, 2, 3)	I _{OH} = -60 μ A	2.4		V
V _{OH1}	Output HIGH Voltage (Port 0 in External Bus Mode, ALE, $\bar{P}SEN$)	I _{OH} = -300 μ A	2.4		V
I _{IL}	Logical 0 Input Current P1, P2, P3	V _{IN} = 0.45 V		-500	μ A
I _{IL1}	Logical 0 Input Current to $\bar{E}A/V_{pp}$	V _{IN} = 0.45 V		-15	mA
I _{IL2}	Logical 0 Input Current to XTAL ₂	XTAL ₁ = V _{SS} , V _{IN} = 0.45 V		-4.5	mA
I _{LI}	Input Leakage Current to Port 0	0.45 < V _{IN} < V _{CC}		\pm 100	μ A
I _{IH}	Logical Input Current to $\bar{E}A/V_{pp}$	V _{IN} = 2.4 V		500	μ A
I _{IH1}	Input Current to RST/ \bar{Y}_{pp} to Activate Reset	V _{IN} < (V _{CC} - 1.5 V)		500	μ A
I _{CC}	Power Supply Current (Note 3)	All Outputs Disconnected, $\bar{E}A = V_{CC}$		275	mA
C _{IO} ††	Capacitance of I/O Buffers	f _C = 1 MHz, T _A = 25°C		30*	pF
I _{PD}	Power-Down Current (Note 2)	T _A = 25°C, V _{PD} = 5.0 V, V _{CC} = 0 V		10	mA

- Notes: 1. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL}s of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
2. Power-Down I_{CC} is measured with all output pins disconnected; $\bar{E}A = V_{CC} = 0$; XTAL₂ = N.C.; RST = V_{PD} = 5.0 V.
3. I_{CC} is measured with all output pins disconnected; XTAL₁ driven with t_{CLCH}, t_{CHCL} = 5 ns; V_{IL} = V_{SS} + 5 V; V_{IH} = V_{CC} - 5 V; XTAL₂ = N.C.; $\bar{E}A = RST = V_{CC}$.

† Group A, Subgroups 7 and 8 only are tested.

†† Not included in Group A tests.

* Not tested; guaranteed by design.

SWITCHING CHARACTERISTICS over operating range (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

(Load Capacitance for Port 0, ALE, and PSEN = 100 pF, Load Capacitance for All Other Outputs = 80 pF)

External Program Memory Characteristics

Parameter Symbol	Parameter Description	12-MHz Osc.		8-MHz Osc.		Variable Oscillator		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
1/t _{CLCL}	Oscillator Frequency	3.5	12	3.5	8	3.5	12	MHz
t _{LHLL}	ALE Pulse Width	112		195		2t _{CLCL} -55		ns
t _{AVLL}	Address Setup to ALE	28		70		t _{CLCL} -55		ns
t _{LLAX}	Address Hold After ALE	33		75		t _{CLCL} -50		ns
t _{LLIV}	ALE to Valid Instr In		168		335		4t _{CLCL} -165	ns
t _{LLPL}	ALE to PSEN	43		85		t _{CLCL} -40		ns
t _{PLPH}	PSEN Pulse Width	175		300		3t _{CLCL} -75		ns
t _{PLIV}	PSEN to Valid Instr In		85		210		3t _{CLCL} -165	ns
t _{PXIX}	Input Instr Hold After PSEN	0		0		0		ns
t _{PXIZ}	Input Instr Float After PSEN		48		90		t _{CLCL} -35	ns
t _{PXAV}	Address Valid After PSEN	58		100		t _{CLCL} -25		ns
t _{AVIV}	Address to Valid Instr In		252		460		5t _{CLCL} -165	ns
t _{PLAZ}	Addr Float After PSEN		20		20		20	ns

External Data Memory Characteristics

Parameter Symbol	Parameter Description	12-MHz Osc.		8-MHz Osc.		Variable Oscillator		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{RLRH}	\overline{RD} Pulse Width	400		650		6t _{CLCL} -100		ns
t _{LWLW}	\overline{WR} Pulse Width	400		650		6t _{CLCL} -100		ns
t _{LLAX}	Address Hold After ALE			75		t _{CLCL} -50		ns
t _{RLDV}	\overline{RD} to Valid Data In		232		440		5t _{CLCL} -185	ns
t _{RHDX}	Data Hold After \overline{RD}			0		0		ns
t _{RHDZ}	Data Float After \overline{RD}		82		165		2t _{CLCL} -85	ns
t _{LLDV}	ALE to Valid Data In		496		830		8t _{CLCL} -170	ns
t _{AVDV}	Address to Valid Data In		565		940		9t _{CLCL} -185	ns
t _{LLWL}	ALE to \overline{RD} or \overline{WR}	185	315	310	440	3t _{CLCL} -65	3t _{CLCL} +65	ns
t _{AVWL}	Address to \overline{RD} or \overline{WR}	188		355		4t _{CLCL} -145		ns
t _{QVWX}	Data Valid to \overline{WR} High	0		40		t _{CLCL} -85		ns
t _{QVWH}	Data Setup Before \overline{WR} High	508		800		7t _{CLCL} -75		ns
t _{WHQX}	Data Hold After \overline{WR} High	18		60		t _{CLCL} -65		ns
t _{RLAZ}	Address Float After \overline{RD}		20		20		20	ns
t _{WHLH}	\overline{RD} or \overline{WR} HIGH to ALE HIGH	18	148	60	190	t _{CLCL} -65	t _{CLCL} +65	ns

External Clock Drive*

Parameter Symbol	Parameter Description	Min.	Max.	Unit
1/t _{CLCL}	Oscillator Frequency		12	MHz
t _{CHCX}	HIGH Time	20		ns
t _{CLCX}	LOW Time	20		ns
t _{CLCH}	Rise Time		20	ns
t _{CHCL}	Fall Time		20	ns

*Not tested; these specs are controlled by the Teradyne J941, J983 tester.

SWITCHING CHARACTERISTICS (Cont'd.)
Serial Port Timing — Shift Register Mode ($C_L = 8 \text{ pF}$)

Parameter Symbol	Parameter Description	12-MHz Osc.		8-MHz Osc.		Variable Oscillator		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{XLXL}	Serial Port Clock Cycle Time	1.0		1.0		12t _{CLCL}		μs
t _{QVXH}	Output Data Setup to Clock Rising Edge	700		1117		10t _{CLCL} -133		ns
t _{XHOX}	Output Data Hold After Clock Rising Edge	49		133		2t _{CLCL} -117		ns
t _{XHDX}	Input Data Hold After Clock Rising Edge	0		0		0		ns
t _{XHDV}	Clock Rising Edge to Input Data Valid		700	1117			10t _{CLCL} -133	ns

EPROM Programming and Verification Characteristics
 ($T_A = +21 \text{ to } +27^\circ\text{C}$, $V_{CC} = +5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$)

Parameter Symbol	Parameter Description	Min.	Max.	Unit
V _{pp}	Programming Supply Voltage	20.5	21.5	V
I _{pp}	Programming Supply Current		30	mA
1/t _{CLCL}	Oscillator Frequency	4	6	MHz
t _{AVGL}	Address Setup to PROG	48t _{CLCL}		
t _{GHAX}	Address Hold After PROG	48t _{CLCL}		
t _{DVGL}	Data Setup to PROG	48t _{CLCL}		
t _{GHDX}	Data Hold After PROG	48t _{CLCL}		
t _{ESH}	P _{2,7} (ENABLE) Float to V _{pp}	48t _{CLCL}		
t _{SHGL}	V _{pp} Setup to PROG	10		μs
t _{GHSL}	V _{pp} Hold after PROG	10		μs
t _{GLGH}	PROG Width	45	55	ms
t _{AVQV}	Address to Data Valid		48t _{CLCL}	
t _{ELQV}	ENABLE to Data Valid		48t _{CLCL}	
t _{EHQZ}	Data Float After ENABLE	0	48t _{CLCL}	

*Not tested; guaranteed by design.