

POWER MANAGEMENT

Description

The SC4211 is a high performance positive voltage regulator designed for use in applications requiring very low Input voltage and very low dropout voltage at up to 1 amp. It operates with a V_{in} as low as 1.4V, with output voltage programmable as low as 0.5V. The SC4211 features ultra low dropout, ideal for applications where V_{out} is very close to V_{in} . Additionally, the SC4211 has an enable pin to further reduce power dissipation while shutdown. The SC4211 provides excellent regulation over variations in line, load and temperature.

The SC4211 is available in the SOIC-8EDP (Exposed Die Pad) package. The output voltage can be set via an external divider or to 0.5V depending on how the FB pin is configured.


Features

- ◆ Input Voltage as low as 1.4V
- ◆ 250mV dropout @ 1A
- ◆ Adjustable output from 0.5V to 3.3V
- ◆ Over current and over temperature protection
- ◆ Enable pin
- ◆ 10 μ A quiescent current in shutdown
- ◆ Low reverse leakage (output to input)
- ◆ Full industrial temperature range
- ◆ Available in SOIC-8EDP package

Applications

- ◆ Telecom/Networking cards
- ◆ Motherboards/Peripheral cards
- ◆ Industrial Applications
- ◆ Wireless infrastructure
- ◆ Set top boxes
- ◆ Medical equipment
- ◆ Notebook computers
- ◆ Battery powered systems

Typical Application Circuits



POWER MANAGEMENT
Absolute Maximum Ratings

Exceeding the specifications below may result in permanent damage to the device, or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied.

Parameter	Symbol	Max	Units
V _{in} , EN, V _o , FB Absolute Voltage		7	V
Power Dissipation	P _D	Internally Limited	W
Thermal Resistance Junction to Ambient SOIC-8EDP ⁽¹⁾	θ _{JA}	36	°C/W
Thermal Resistance Junction to Case SOIC-8EDP ⁽¹⁾	θ _{JC}	5.5	°C/W
Operating Ambient Temperature Range	T _A	-40 to +85	°C
Operating Junction Temperature Range	T _J	-40 to +150	°C
Storage Temperature Range	T _{STG}	-65 to +150	°C
Lead Temperature (Soldering) 10 Sec.	T _{LEAD}	300	°C
ESD Rating (Human Body Model)	V _{ESD}	2	kV

Note: (1) 2 square inch of FR-4, double sided, 1 oz. minimum copper weight.

Electrical Characteristics

Unless specified: V_{EN} = V_{IN}, V_{FB} = V_O, V_{IN} = 1.40V to 5.5V, V_{IN} = (V_O + 0.5V) to 5.5V and I_O = 1mA to 1A.
Values in **bold** apply over the full operating temperature range.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
VIN						
Supply Voltage Range	V _{IN}		1.40		5.5	V
Quiescent Current	I _Q	V _{IN} = 3.3V, I _{OUT} = 0A			3	mA
		V _{IN} = 5.5V, V _{EN} = 0V		10	50	µA
VO						
Output Voltage ⁽¹⁾ (Internal Fixed Voltage)	V _O	V _{IN} = V _O + 0.5V, I _{OUT} = 10mA	-1.5%	V _O	+1.5%	V
		Full I _{OUT} , and V _{IN} Range	-3%		+3%	
Line Regulation ⁽¹⁾	REG _(LINE)	V _{IN} = (V _O + 0.5V), V _{IN} < 3.3V, I _{OUT} = 10mA		0.25	1.0	%
		V _{IN} = (V _O + 0.5V), V _{IN} > 3.3V, I _{OUT} = 10mA		0.5	1.5	%
Load Regulation ⁽¹⁾	REG _(LOAD)	V _{IN} = (V _O + 0.5V), I _{OUT} = 10mA to 1A		0.5	1.5	%
Dropout Voltage ⁽¹⁾⁽²⁾	V _D	I _O = 10mA		2.5	10	mV
					20	
		I _O = 500mA		90	200	mV
					300	

Notes:

- (1) Low duty cycle pulse testing with Kelvin connections required.
- (2) Defined as the input to output differential at which the output voltage drops to 1.5% below the value measured at a differential of 0.5V.
- (3) Required to maintain regulation. Voltage set resistors R1 and R2 are usually utilized to meet this requirement.
- (4) Guaranteed by design.

POWER MANAGEMENT
Electrical Characteristics (Cont.)

Unless specified: $V_{EN} = V_{IN}$, $V_{FB} = V_O$, $V_{IN} = 1.40V$ to $5.5V$, $V_{IN} = (V_O + 0.5V)$ to $5.5V$ and $I_O = 1mA$ to $1A$.
 Values in **bold** apply over the full operating temperature range.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
VO (Cont.)						
Dropout Voltage ⁽¹⁾⁽²⁾		$I_O = 1A$		200	400	mV
					500	
Minimum Load Current ⁽³⁾	I_O	$V_{IN} = V_O + 0.5V$			1	mA
Current Limit ⁽⁴⁾	I_{CL}		1.1	1.5		A
Feedback						
Reference Voltage ⁽¹⁾	V_{REF}	$V_{IN} = 3.3V$, $V_{FB} = V_{OUT}$, $I_O = 10mA$	0.495	0.5	0.505	V
		Full I_{OUT} , and V_{IN} Range	0.485		0.515	
Feedback Pin Current ⁽⁴⁾	I_{ADJ}	$V_{FB} = V_{REF}$		80	200	nA
EN						
Enable Pin Current	I_{EN}	$V_{EN} = 0V$, $V_{IN} = 3.3V$		1.5	10	μA
Enable Pin Threshold	V_{IH}	$V_{IN} = 3.3V$	1.6			V
	V_{IL}	$V_{IN} = 3.3V$			0.4	
Over Temperature Protection						
High Trip level	T_{HI}			160		$^{\circ}C$
Hysteresis	T_{HYST}			10		$^{\circ}C$

Notes:


- (1) Low duty cycle pulse testing with Kelvin connections required.
- (2) Defined as the input to output differential at which the output voltage drops to 1.5% below the value measured at a differential of 0.5V.
- (3) Required to maintain regulation. Voltage set resistors R1 and R2 are usually utilized to meet this requirement.
- (4) Guaranteed by design.

POWER MANAGEMENT
Ordering Information

Part Number	Package	Temp. Range (T _A)
SC4211STRT ⁽¹⁾⁽²⁾⁽³⁾	SOIC-8EDP	-40 to +85 °C
SC4211EVB	Evaluation Board	

Note:


- (1) Available voltage is : 0.5V or Output voltage can be adjusted using external resistors, see Pin Descriptions.
- (2) Only available in tape and reel packaging 2500 devices for the SOIC-8EDP package.
- (3) Lead free product.

Pin Configuration

Pin Descriptions

Pin Name	Pin Description
FB	When this pin is connected to the Vo pin, the output voltage will be set at 0.5V. If external feedback resistors are used, the output voltage will be (See Application Circuits on page 1): $V_O = \frac{0.5(R_1 + R_2)}{R_2} \text{ Volts}$
EN	Enable Input. Pulling this pin below 0.4V turns the regulator off, reducing the quiescent current to a fraction of its operating value. The device will be enabled if this pin is left open. Connect to VIN if not being used.
GND	Reference ground. Note: The GND pin and the exposed die pad must be connected together at the IC pin. Use the exposed die pad on the device for heatsinking.
VIN	Input voltage. For regulation at full load, the input to this pin must be between (V _O + 0.5V) and 5.5V. Minimum V _{IN} = 1.4V. A large bulk capacitance should be placed closely to this pin to ensure that the input supply does not sag below 1.4V. Also a minimum of 4.7uF ceramic capacitor should be placed directly at this pin.
VO	The pin is the power output of the device. A minimum of 10uF ceramic capacitor should be placed directly at this pin.

POWER MANAGEMENT

Block Diagram



POWER MANAGEMENT
Applications Information
Introduction

The SC4211 is intended for applications where high current capability and very low dropout voltage are required. It provides a very simple, low cost solution that uses very little PCB real estate. Additional features include an enable pin to allow for a very low power consumption standby mode, and a fully adjustable output.

Component Selection

Input capacitor: A large bulk capacitance of about 100uF should be closely placed to the input supply pin of the SC4211 to ensure that V_{in} does not sag below 1.4V. Also a minimum of 4.7uF ceramic capacitor is recommended to be placed directly next to the V_{in} pin. This allows for the device being some distance from any bulk capacitance on the rail. Additionally, input droop due to load transients is reduced, improving load transient response. Additional capacitance may be added if required by the application.

Output capacitor: a minimum bulk capacitance of 10uF, along with a 0.1uF ceramic decoupling capacitor is recommended. Increasing the bulk capacitance will improve the overall transient response. The use of multiple lower value ceramic capacitors in parallel to achieve the desired bulk capacitance will not cause stability issues. Although designed for use with ceramic output capacitors, the SC4211 is extremely tolerant of output capacitor ESR values and thus will also work comfortably with tantalum output capacitors.

Noise immunity: in very electrically noisy environments, it is recommended that 0.1uF ceramic capacitors be placed from IN to GND and OUT to GND as close to the device pins as possible.

External voltage selection resistors: the use of 1% resistors, and designing for a current flow $\geq 10\mu A$ is recommended to ensure a well regulated output (thus $R2 \leq 120k\Omega$).

Thermal Considerations

The power dissipation in the SC4211 is approximately equal to the product of the output current and the input to output voltage differential:

$$P_D \approx (V_{IN} - V_{OUT}) \cdot I_O$$

The absolute worst-case dissipation is given by:

$$P_{D(MAX)} = (V_{IN(MAX)} - V_{OUT(MIN)}) \cdot I_{O(MAX)} + V_{IN(MAX)} \cdot I_{Q(MAX)}$$

For a typical scenario, $V_{IN} = 3.3V \pm 5\%$, $V_{OUT} = 2.8V$ and $I_O = 1A$, therefore:

$$V_{IN(MAX)} = 3.465V, V_{OUT(MIN)} = 2.744V \text{ and } I_{Q(MAX)} = 1.75mA,$$

$$\text{Thus } P_{D(MAX)} = .722W.$$


Using this figure, and assuming $T_{A(MAX)} = 70^\circ C$, we can calculate the maximum thermal impedance allowable to maintain $T_J \leq 150^\circ C$:

$$R_{TH(J-A)(MAX)} = \frac{(T_{J(MAX)} - T_{A(MAX)})}{P_{D(MAX)}} = \frac{(150 - 70)}{.722} = 110^\circ C/W$$

This should be achievable for the SOIC-8EDP package using PCB copper area to aid in conducting the heat away, such as one square inch of copper connected to the ground pins of the device. Internal ground/power planes and air flow will also assist in removing heat. For higher ambient temperatures it may be necessary to use additional copper area.

POWER MANAGEMENT


Outline Drawing - SOIC-8EDP



DIM ^N	INCHES		MM		NOTE
	MIN	MAX	MIN	MAX	
A	.189	.195	4.80	4.95	2
B	.152	.157	3.86	4.00	3
C	.230	.244	5.84	6.20	
D	.050	BSC	1.27	BSC	
E	.014	.020	0.35	0.51	
F	.001	.005	.025	.127	
H	.056	.066	1.42	1.68	
J	.010	.016	0.25	0.41	
K	.007	.010	0.19	0.25	
L	0°	8°	0°	8°	
M	.016	.035	0.41	0.89	
N	.086	.094	2.19	2.39	4

- ④ END USER SHOULD VERIFY ACTUAL SIZE OF EXPOSED THERMAL DIE PAD FOR SPECIFIC DEVICE APPLICATION.
- ③ DIMENSION "B" DOES NOT INCLUDE INTER-LEAD FLASH OR PROTUSIONS. INTER-LEAD FLASH AND PROTUSIONS SHALL NOT EXCEED .25 mm (.010") PER SIDE.
- ② DIMENSION "A" DOES NOT INCLUDE MOLD FLASH, PROTUSIONS OR GATE BURRS. MOLD FLASH, PROTUSIONS AND GATE BURRS SHALL NOT EXCEED .15 mm (.010") PER SIDE.
- ① CONTROLLING DIMENSION : MILLIMETER

Land Pattern - SOIC-8EDP



DIM ^N	INCHES		MM		NOTE
	MIN	MAX	MIN	MAX	
C	.095	.100	2.41	2.54	—
D	—	.150	—	3.81	REF
E	—	.050	—	1.27	BSC
F	.200	.210	5.08	5.33	—
X	.025	.030	0.64	0.80	—
Y	.070	.075	1.78	1.91	REF
Z	.310	.320	7.87	8.13	—

- ② GRID PLACEMENT COURTYARD IS 12 X 16 ELEMENTS (6mm X 8mm) IN ACCORDANCE WITH THE INTERNATIONAL GRID DETAILED IN THE IEC PUBLICATION 97.
- ① CONTROLLING DIMENSIONS: MILLIMETERS.

POWER MANAGEMENT**Contact Information**

Semtech Corporation
Power Management Products Division
200 Flynn Road, Camarillo, CA 93012
Phone: (805)498-2111 FAX (805)498-3804