

Four Character 5 mm Hermetic 5x7 Alphanumeric Displays for Avionic **Applications**

Technical Data


HDSP-665X/TXV/TXVB Series

Features

- Readable in 8000 fc Daylight with Filter
- Wide 60° Viewing Angle
- Glass/Ceramic Hermetic Package
- Operating Temperature Range: -55°C to +85°C
- TXVB Version Conforms to MIL-D-87157, Quality Level A
- On-Board CMOS IC
- Data RAM, Decoder, LED Drive Circuitry
- 128 ASCII Character Set
- Dimming and Blanking

Description

These devices are hermetic, 5.0 mm (0.20 in.) high, four character, 5 x 7 dot matrix alphanumeric LED displays designed specifically for use in avionic systems, both commercial and military. These displays are also ideal for use in other nonavionic high reliability and military applications. When used with the proper contrast enhancement filter, these displays are readable in an 8000 fc daylight ambient. Each display has an on-board CMOS IC that decodes and stores 7 bit ASCII data and drives the LED matrix within each character. The IC may be interfaced to a microprocessor by connecting the inputs directly to the microprocessor address and



data buses. Display blanking and eight levels of dimming are software controlled.

For military applications, TXV and TXVB screening per MIL-D-87157 is available. The HDSP-6651/6653/6650 displays are suitable for use in NVG lighting applications.

Device Selection Guide

Yellow	High Efficiency Red	High Performance Green	Orange
HDSP-6651	HDSP-6652	HDSP-6653	HDSP-6650
HDSP-6651TXV	HDSP-6652TXV	HDSP-6653TXV	HDSP-6650 TXV
HDSP-6651TXVB	HDSP-6652TXVB	HDSP-6653TXVB	HDSP-6650TXVB

ESD WARNING: NORMAL CMOS HANDLING PRECAUTIONS SHOULD BE OBSERVED TO AVOID STATIC DISCHARGE.


Absolute Maximum Ratings


Supply Voltage, VDD to Ground[1]	0.5 V to 7.0 V
Input Voltage, Any Pin to Ground	0.5 to Vpp +0.5 V
Free Air Operating Temperature Range, TA	55°C to +85°C
Storage Temperature Range, T _S	55°C to +100°C
CMOS IC Junction Temperature, T _J (IC)	+150°C
ESD Protection, $R = 1.5 \text{ k}\Omega$, $C = 100 \text{ pF}$	$\dots V_Z = 4 \text{ kV (each pin)}$
Maximum Solder Temperature	
at Lead Seating Plane, t < 5 sec	260°C


Note:

1. Maximum voltage is with no LEDs illuminated.

Package Dimensions







	1 14 (0.045) REF
	↓
11 43 (0.450)	2 54 (0 100) REF
0 25 ± 0.05 (0 010 ± 0 002) 15.24	

HDSP-665X/TXV/TXVB

- 1. All dimensions are in mm (inches).
- 2. Unless otherwise specified, tolerance on dimensions is ±0.38 mm (±0.015 in.).
- 3. For yellow and green devices only.
 4. Leads are Alloy 42, solder dipped.

Pin No.	Function	Pin No.	Function
1	CE ₁ Chip Enable	10	GND
2	CE ₂ Chip Enable	11	Do Data Input
3	CLR Clear	12	D ₁ Data Input
4	CUE Cursor Enable	13	D ₂ Data Input
5	CU Cursor Select	14	D ₃ Data Input
6	WR Write	15	D ₆ Data Input
7	A ₁ Address Input	16	D ₅ Data Input
8	A ₀ Address Input	17	D ₄ Data Input
9	$V_{ m DD}$	18	BL Display Blank

Character Set

			D0	0	1	D	1	0	1	٥	1	0	1	a	1	0	1	0	1
	ASCI	II.	D1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
	COD		D2	0	0	0	0	1	1	1	1	0	0	Ö	ō	1	1	1	1
L			D3	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
D6	D5	D4	Hex	0	1	2	3	4	5	6	7	8	9	A	В	С	В	E	F
0	0	a	0	••	***	:::	***	1000	:	****		***	::::	:.;	•••	:			
0	0	1	1	••••		****	•	****	***	***		::::		:_:	*****	****	:::	••••	
0	1	0	2		:	11					:	i.	;	****	•	:	*****	#	.••
0	1	1	3		::	****	•			:;	****	:":		::	::		10080	•	•
1	0	0	4						*****	*****			***			····		:.:	
1	0	1	5	:;			:::	*****	!	• • • • • • • • • • • • • • • • • • • •		•	• • •	•••••	:	٠.,	***	٠ ٠٠ ,	*****
1	1	0	6	÷.		:::	:		••••		••••	<u>;</u>				***		**:	
1	1	1	7	****			*****	•		: :	<u></u>	: ::	:;	****	:	:	•	••••	

- 1. High = 1 level. 2. Low = 0 level.

Recommended Operating Conditions

IWOUMMONAUGA O	beramp commer	V			
Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V_{DD}	4.5	5.0	5.5	v

Electrical Characteristics over Operating Temperature Range

4.5 < V_{DD} < 5.5 V (unless otherwise specified)

All Devices

			25°C[1]				
Parameter	Symbol	Min.	Typ.	Max.	Max.	Units	Test Conditions
I _{DD} Blank	I _{DD} (blnk)		1.0		4.0	mA	All Digits Blanked
Input Current	I _I	-40			1Ò	μА	V _{IN} = 0 V to V _{DD} V _{DD} = 5.0 V
Input Voltage High	V_{IH}	2.0			V_{DD}	v	
Input Voltage Low	V_{IL}	GND			0.8	V	
I _{DD} 4 digits 20 dots/character ^[2,3]	I _{DD} (#)		110	130	160	mA	"#" ON in all four locations
I _{DD} Cursor all dots ON @ 50%	I _{DD} (CU)		92	110	135	mA	Cursor ON in all four locations
Thermal Resistance IC Junction to Pin	R0 _{J.PIN}		11			°C/W	IC Junction to GND Pin 10.

^{1.} $V_{DD} = 5.0 \text{ V}.$

^{2.} Average I_{DD} measured at full brightness. Peak I_{DD} = 28/15 x Average $I_{DD}(\#)$.

^{3.} $I_{DD}(*)$ max. = 130 mA at full brightness, 150°C IC junction temperature and V_{DD} = 5.5 V.

Optical Characteristics at $25^{\circ}C^{[1]}$ $V_{DD} = 5.0 \text{ V}$ at Full Brightness

HDSP-6651 Yellow

Parameter	Symbol	Min.	Тур.	Units	Test Conditions
Average Luminous Intensity per digit, Character Average	I _V	3.9	5.0	mcd	"*" illuminated in all four digits. 19 dots ON
Peak Wavelength	λ_{PEAK}		583	nm	
Dominant Wavelength ^[2]	λ _d		585	nm	

HDSP-6652 High Efficiency Red

Parameter	Symbol	Min.	Тур.	Units	Test Conditions
Average Luminous Intensity per digit, Character Average	I _V	3.9	5.0	mcd	"*" illuminated in all four digits. 19 dots ON
Peak Wavelength	λ _{PEAK}		635	nm	
Dominant Wavelength ^[2]	λત		626	nm	

HDSP-6653 Green

Parameter	Symbol	Min.	Тур.	Units	Test Conditions
Average Luminous Intensity per digit, Character Average	I _V	5.55	7.40	mcd	"*" illuminated in all four digits. 19 dots ON
Peak Wavelength	λ_{PEAK}		568	nm	
Dominant Wavelength ^[2]	λ _d		572	nm	

HDSP-6650 Orange


Parameter	Symbol	Min.	Typ.	Units	Test Conditions
Average Luminous Intensity per digit, Character Average	I _V	3.9	5.0	mcd	"*" illuminated in all four digits. 19 dots ON
Peak Wavelength	λ_{PEAK}		600	пm	
Dominant Wavelength ^[2]	λ_d		602	nm	

Refers to the initial case temperature of the device immediately prior to the light measurement.
 Dominant wavelength, λ_d, is derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.

AC Timing Characteristics over Operating Temperature Range at $V_{\rm DD}$ = 4.5 V

Parameter	Symbol	Min.	Units
Address Setup	t _{AS}	10	ns
Address Hold	t _{AH}	40	ns
Data Setup	t _{DS}	50	ns
Data Hold	t _{DH}	40	ns
Chip Enable Setup	t _{CES}	0	ns
Chip Enable Hold	t _{CEH}	0	ns
Write Time	t _w	75	ns
Clear	t _{CLR}	10	μs
Clear Disable	tclrd	1	μs

Timing Diagram



Electrical Description

Pin Function	Description
$\begin{array}{c} \underline{\text{Chip Enable}} \\ (\underline{\text{CE}_1} \text{ and } \underline{\text{CE}_2}, \\ \text{pins 1 and 2}) \end{array}$	\overline{CE}_1 and \overline{CE}_2 must be a logic 0 to write to the display.
Clear (CLR, pin 3)	When CLR is a logic 0 the ASCII RAM is reset to 20hex (space) and the Control Register/Attribute RAM is reset to 00hex.
Cursor Enable (CUE pin 4)	CUE determines whether the IC displays the ASCII or the Cursor memory. (1 = Cursor, 0 = ASCII).
Cursor Select (CU, pin 5)	CU determines whether data is stored in the ASCII RAM or the Attribute RAM/Control Register. (1 = ASCII, 0 = Attribute RAM/Control Register).
Write (WR, pin 6)	WR must be a logic 0 to store data in the display.
Address Inputs (A ₁ and A ₀ , pins 8 and 7)	A_0 - A_1 selects a specific location in the display memory. Address 00 accesses the far right display location. Address 11 accesses the far left location.
Data Inputs (D ₀ -D ₆ , pins 11-17)	D_0 - D_6 are used to specify the input data for the display.
V _{DD} (pin 9)	$V_{ m DD}$ is the positive power supply input.
GND (pin 10)	GND is the display ground.
Blanking Input (BL, pin 18)	BL is used to flash the display, blank the display or to dim the display.

PPE D

Display Internal Block Diagram

Figure 1 shows the HDSP-665X display internal block diagram. The CMOS IC consists of a 4 x 7 Character RAM, a 2 x 4 Attribute RAM, a 5 bit Control Register, a 128 character ASCII decoder and the refresh circuitry necessary to synchronize the decoding and driving of four 5 x 7 dot matrix characters.

Four 7 bit ASCII words are stored in the Character RAM. The IC reads the ASCII data and decodes it via the 128 character ASCII decoder.

A 5 bit word is stored in the Control Register. Three fields within the Control Register provide an 8 level brightness control, master blank, and extended functions disable.

For each display digit location, two bits are stored in the Attribute RAM. One bit is used to enable a cursor character at each digit location. A second bit is used to individually disable the blanking features at each digit location.

The display is blanked and dimmed through an internal blanking input on the row drivers. Logic within the IC allows the user to dim the display either through the BL input or through the brightness control in the control register. Similarly, the display can be blanked through the BL input. the Master Blank in the Control Register, or the Digit Blank Disable in the Attribute RAM.




Figure 1. Internal Block Diagram

Display Clear

Data stored in the Character RAM, Control Register, and Attribute RAM will be cleared if the clear (\overline{CLR}) is held low for a minimum of 10 μs . Note that the display will be cleared regardless of the state of the chip enables $(\overline{CE_1}, \overline{CE_2})$. After the display is cleared, the ASCII code for a space (20hex) is loaded into all character RAM locations and 00hex is loaded into all Attribute RAM/Control Register memory locations.

Data Entry

Figure 2 shows the truth table for the HDSP-665X displays. Setting the chip enables (\overline{CE}_1 , \overline{CE}_2) to logic 0 and the cursor select (\overline{CU}) to logic 1 will enable ASCII data loading. When

cursor select (CU) is set to logic 0. data will be loaded into the Control Register and Attribute RAM. Address inputs A₀-A₁ are used to select the digit location in the display. Data inputs Do-D₆ are used to load information into the display. Data will be latched into the display on the rising edge of the WR signal. D_0 - D_6 , A_0 - A_1 , \overline{CE}_1 , \overline{CE}_2 , and \overline{CU} must be held stable during the write cycle to ensure that correct data is stored into the display. Data can be loaded into the display in any order. Note that when A₀ and A₁ are logic 0, data is stored in the right most display location.

PPE D

Cursor

When cursor enable (CUE) is a logic 1, a cursor will be

displayed in all digit locations where a logic 1 has been stored in the Digit Cursor memory in the Attribute RAM. The cursor consists of all 35 dots ON at half brightness. A flashing cursor can be displayed by pulsing CUE. When CUE is a logic 0, the ASCII data stored in the Character RAM will be displayed regardless of the Digit Cursor bits.

Blanking

Blanking of the display is controlled through the BL input, the Control Register and Attribute RAM. The user can achieve a variety of functions by using these controls in different combinations, such as full hardware display blank, software blank, blanking of individ-

CUE	BL	CLR	Œ₁	CE2	WR	Ū	AL	A ₀	D _g	D ₈	D ₄	D ₃	D ₂	D ₁	D_0	Function															
0	1	1														Display ASCII															
1	1	1	x	x	x	x	х	x	x	x	x	x	x	x	x	Display Stored Cursor															
х	х	0	^	^	^	^	^	^	_ ^	^	^	^	_ ^	^	^	Reset RAMs															
х	0	1														Blank Display but do not reset RAMS and Control Register															
						0	0	0	Extended Intensity Functions Control 0 = 000 = 100% Enable 001 = 60% D ₁ ·D ₅ 010 = 40% 011 = 27%				Functions Control		Functions Control Disable 0 = 000 = 100% Enable 001 = 60% Di-D5 010 = 40%		Master Blank	Digit Blank Disable 0	Digit Cursor 0	Write to Attribute RAM and Control Register											
						0	0	1			Enable 001 = 60% D ₁ -D ₅ 010 = 40%						Enable 001 = 60% D ₁ -D ₅ 010 = 40%		Enable 001 = 60% Disp D ₁ -D ₅ 010 = 40% Ol		the 001 = 60% Display Blank Cursor 05 010 = 40% ON Disable 1 1	Cursor	DBD _n = 0, Allows Digit n to be blanked DBD _n = 1 Prevents Digit n								
x	x	1	0	0	0	0	1	0	l = Disable D ₁ -D ₅	100 = 17% 101 = 10% 110 = 7%		100 = 17% 101 = 10% 110 = 7%		1 = 100 = 17% Disable 101 = 10% D ₁ -D ₅ 110 = 7%		101 = 10% 110 = 7%		101 = 10% 110 = 7%		100 = 17% 101 = 10% 110 = 7%		le 101 = 10% 110 = 7%		able 101 = 10%		le 101 = 10% s 110 = 7%		1 = Display Blanked	Digst Blank Disable 2	Digit Cursor 2	from being blanked. DC _n = 0 Removes cursor from Digit n
						0	1	1	D ₀ Always Enabled		111 = 3%		0%					Digit Blank Disable 3	Digit Cursor 3	DC _n = 1 Stores cursor at Digit n											
						1	0	0		Digit	0 ASC	II Dat	a (Right Mo	st Character)																	
x	x	1		٥	0	1	0	1		Digit	Digit 1 ASCII Data					Write to Character RAM															
^	_	•	ľ	ľ	ľ	1	1	0		Digit 2 ASCII Da		II Dat	a			Wilde to Cimilated Main															
						1	1	1		Digit 3 ASCII Data (Left Most Character)																					
			1	x	х																										
x	x	1	x	1	x	х	х	х	х	x	x	x	x	x	x	No Change															
			х	х	1																										

0 = Logic 0; 1 = Logic 1; X = Do Not Care.

Figure 2. Display Truth Table

ual characters, and synchronized flashing of individual characters or entire display (by strobing the blank input). All of these blanking modes affect only the output drivers, maintaining the contents and write capability of the internal RAMs and Control Register, so that normal loading of RAMs and Control Register can take place even with the display blanked.

Figure 3 shows how the Extended Function Disable (bit D_6 of the Control Register), Master Blank (bit D_2 of the Control Register), Digit Blank Disable (bit D_1 of the Attribute RAM), and \overline{BL} input can be used to blank the display.

When the Extended Function Disable is a logic 1, the display can be blanked only with the BL input. When the Extended Function Disable is a logic 0, the display can be blanked through the BL input, the Master Blank, and the Digit Blank Disable. The entire display will be blanked if either the BL input is logic 0 or the Master Blank is logic 1, providing all Digit Blank Disable bits are logic 0. Those digits with Digit Blank Disable bits a logic 1 will ignore both blank signals

EFD	МВ	DBD_n	$\overline{\mathbf{BL}}$	_
0	0	0	0	Display Blanked by BL
0	0	х	1	Display ON
0	х	1	0	Display Blanked by BL. Individual characters "ON" based on "1" being stored in DBD _n
0	1	0	х	Display Blanked by MB
0	1	1	1	Display Blanked by MB. Individual characters "ON" based on "1" being stored in DBD _n
1	х	х	0	Display Blanked by BL
1	x	х	1	Display ON
	0 0 0 0 0 1	0 0 0 0 0 X 0 1 0 1 X	0 0 0 0 0 0 0 0 0 X 0 X 1 0 0 1 0 0 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 X 1 0 0 X 1 0 X 0 1 1 1 1

Figure 3. Display Blanking Truth Table

and remain ON. The Digit Blank Disable bits allow individual characters to be blanked or flashed in synchronization with the BL input.

Dimming

Dimming of the display is controlled through either the BL input or the Control Register. A pulse width modulated signal can be applied to the BL input to dim the display. A three bit word in the Control Register generates an internal pulse width modulated signal to dim the display. The internal

dimming feature is enabled only if the Extended Function Disable is a logic 0.

Bits 3-5 in the Control Register provide internal brightness control. These bits are interpreted as a three bit binary code, with code (000) corresponding to the maximum brightness and code (111) to the minimum brightness. In addition to varying the display brightness, bits 3-5 also vary the average value of I_{DD}. I_{DD} can be specified at any brightness level as shown in Table 1:

Table 1. Current Requirements at Different Brightness Levels

Symbol	$\mathbf{D_5}$	\mathbf{D}_{4}	$\mathbf{D_3}$	Brightness	25°С Тур.	25°C Max.	Max. over Temp.	Units
I _{DD} (#)	0	0	0	100%	110	130	160	mA
	0	0	1	60%	66	79	98	mA
	0	1	0	40%	45	53	66	mA
	0	1	1	27%	30	37	46	mA
	1	0	0	17%	20	24	31	mA
	1	0	1	10%	12	15	20	mA
	1	1	0	7%	9	11	15	mA
	1	1	1	3%	4	6	9	mA




Figure 4. Intensity Modulation Control Using an Astable Multivibrator (reprinted with permission from Electronics magazine, Sept. 19, 1974, VNU Business pub. Inc.)

Figure 4 shows a circuit designed to dim the display from 98% to 2% by pulse width modulating the BL input. A logarithmic or a linear potentiometer may be used to adjust the display intensity. However, a logarithmic potentiometer matches the response of the human eve and therefore provides better resolution at low intensities. The circuit frequency should be designed to operate at 10 kHz or higher. Lower frequencies may cause the display to flicker.

Mechanical and Electrical Considerations

These HDSP-665X series displays are 18 pin DIP class ceramic packages designed to meet the rugged reliability requirements of modern day avionic systems. These displays may be stacked horizontally to form a character string of desired length. These displays are assembled by die attaching and wire bonding 140 LED dice and one CMOS IC to a ceramic substrate. A clear glass window is placed over the LEDs and sealed to form a hermetic air gap cavity. A similar window on the backside of the package forms a hermetic air gap cavity over the CMOS IC. Both windows permit post cap internal visual inspection of the LED dice and CMOS IC.

PPE D

The inputs to the CMOS IC have protection against electrostatic discharge and input current latchup. However, for best results standard CMOS handling practice and precautions should be used. Prior to use, the HDSP-665X displays should be stored in antistatic or electrically conductive containers.

Input current latchup is caused when the CMOS inputs are subjected to either a voltage below ground (Vin < ground), a higher voltage than V_{DD} ($V_{in} > V_{DD}$), and when a high current is forced into the input. To prevent input current latchup and ESD damage, unused inputs should be connected to either ground or VDD. Do not apply voltages to inputs until V_{DD} has been applied to the display. VDD must be applied to the display prior to applying voltages to inputs in order to prevent latchup. Transient voltages should be eliminated from VDD and data lines. A 0.1 µF capacitor placed between pin 9 (VDD) and pin 10 (GND) at each display will help eliminate extraneous noise from affecting the ICs. The impedance of the ground return line from pin 10 of each display to the power supply should be as close to zero as possible at a frequency of 200 Hz.

ESD Susceptibility

These displays have an ESD susceptibility rating of CLASS 3 per MIL-HDBK-263A and CLASS 3 per MIL-STD-883C.

Contrast Enhancement Filter Vendors

Glass, passband, circular polarized, antireflection coated, daylight viewing contrast enhancement filters are available from:

HOYA Optics 3400 Edison Way Fremont, CA 94538 (510) 490-1880

Marks Polarized Corp. 275-D Marcus Blvd. Hauppauge, NY 11788 (516) 273-1190

Plastic contrast enhancement filters are available from:

Homalite 11 Brookside Drive Wilmington, DE 19804 (302) 652-3686

Panelgraphic Corp. 10 Henderson Drive West Caldwell, NJ 07006 (201) 227-1500

Soldering and Post Solder Cleaning

For information on soldering and post solder cleaning, see Application Note 1027 Soldering LED Components. These displays are fully compatible with semi-aqueous cleaning processes that use the terpene solvent BIOACT EC-7R.

Night Vision Lighting

With the use of NVG/DV filters. the HDSP-6651/6653/6650 displays may be designed into NVG lighting applications. For further information, refer to Application Note 1030 LED Displays and Indicators and Night Vision Imaging System Lighting.

High Reliability Testing

Two standard high reliability testing programs are available. The TXVB program is in conformance with MIL-D-87157 level A Test Tables. The TXVB product is tested to Tables I, II, IIIa, and IVa. The TXV program is an HP modification to the full conformance program and offers the 100% screening of Quality Level A, Table I, and Group A, Table II.

100% Screening

Table I. Quality Level A of MIL-D-87157

Test Screen	MIL-STD-750 Method	Conditions
1. Precap Visual	2072	Interpreted by HP Procedure 5956-7235-52
2. High Temperature Storage	1032	T _A = 100°C, Time = 24 hours
3. Temperature Cycling	1051	Condition A, T _{HIGH} = +100°C, 10 cycles, 15 min. dwell
4. Constant Acceleration	2006	5,000 Gs at Y ₁ orientation
5. Fine Leak	1071	Condition H
6. Gross Leak	1071	Condition C or K
7. Interim Electrical/Optical Tests ^[2]	_	I_{CC} , $I_{V} @ V_{CC} = 5.0 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$
8. Burn-In ^[1]	1015	Condition B at $V_{CC} = 5.5 \text{ V}$, $T_A = 85^{\circ}\text{C}$, $t = 160 \text{ hours}$
9. Final Electrical Test ^[2]	_	$\begin{array}{c} I_{CC},I_{CC}(\overline{CU}),I_{CC}(\overline{BL}) \\ I_{IL},I_{V}@V_{CC}=5.0V,T_{A}=25^{\circ}C \end{array}$
10. Delta Determinations	-	$\Delta I_{CC} = \pm 10\%$, $\Delta I_{V} = -20\%$, $T_{A} = 25$ °C
11. External Visual ^[1]	2009	7.7.7

^{1.} MIL-STD-883 Test Method Applies.

^{2.} Limits and conditions are per the electrical optical characteristics.

Table II. Group A Electrical Tests - MIL-D-87157

Subgroup/Test	Parameters	LTPD
Subgroup 1 DC Electrical Tests at 25°C ^[1]	I_{CC} , I_{CC} (\overline{CU}), I_{CC} (\overline{BL}), I_{IL} , I_{V} and visual function @ V_{CC} = 5.0 V	5
Subgroup 2 DC Electrical Tests at High Temperature[1]	Same as Subgroup 1, except delete I_V and visual function, $T_A = 85^{\circ}C$	7
Subgroup 3 DC Electrical Tests at Low Temperature ^[1]	Same as Subgroup 1, except delete I_V and visual function, $T_A = -55^{\circ}C$	7
Subgroup 4, 5, and 6 not applicable		
Subgroup 7 Optical and Functional Tests at 25°C	Satisfied by Subgroup 1	5
Subgroup 8 External Visual	MIL-STD-883, Method 2009	7

^{1.} Limits and conditions are per the electrical/optical characteristics.

Table IIIa. Group B, Class A and B of MIL-D-87157

Subgroup/Test	MIL-STD-750 Method	Conditions	Sample Size
Subgroup 1 Resistance to Solvents	1022		4 Devices/ 0 Failures
Internal Visual and Design Verification ^[1]	2075 ^[6]		1 Device/ 0 Failures
Subgroup 2 ^[2,3] Solderability	2026	T _A = 245°C for 5 seconds	LTPD = 15
Subgroup 3 Thermal Shock (Temp. Cycle)	1051	Condition A, T _{HIGH} = +100°C, 15 min. dwell	LTPD = 15
Moisture Resistance ^[4]	1021		
Fine Leak	1071	Condition H	
Gross Leak	1071	Condition C or K	
Electrical/Optical Endpoints ^[5]	_	I_{CC} , I_{CC} (\overline{CU}), I_{CC} (\overline{BL}), I_{IL} , I_{V} @ V_{CC} = 5.0 V and visual function. T_A = 25°C	
Subgroup 4 Operating Life Test (340 hrs.)	1027	$T_A = 85^{\circ}C @ V_{CC} = 5.5 V$	LTPD = 10
Electrical/Optical Endpoints[5]	_	Same as Subgroup 3	
Subgroup 5 Non-operating (Storage) Life Test (340 hrs.)	1032	T _A = 100°C	LTPD = 10
Electrical/Optical Endpoints[5]	_	Same as Subgroup 3	

- 1. Visual inspection is performed through the display window.
- 2. Whenever electrical/optical tests are not required as endpoints, electrical rejects may be used.
- 3. The LTPD applies to the number of leads inspected except in no case shall less than 3 displays be used to provide the number of leads required.
- 4. Initial conditioning is a 15° inward bend for one cycle.
- 5. Limits and conditions are per the electrical/optical characteristics.
- 6. Equivalent to MIL-STD-883, Method 2014.

Table IVa. Group C, Class A and B of MIL-D-87157

Subgroup/Test	MIL-STD-750 Method	Conditions	Sample Size
Subgroup 1 Physical Dimensions	2066		2 Devices/ 0 Failures
Subgroup 2 ^[2] Lead Integrity ^[7,9]	2004	Condition B2	LTPD = 15
Fine Leak	1071	Condition H	
Gross Leak	1071	Condition C or K	
Subgroup 3 Shock	2016	1500G. Time = 0.5 ms, 5 blows in each orientation X_1 , Y_1 , Z_1	LTPD = 15
Vibration, Variable Frequency	2056		
Constant Acceleration	2006	5,000 Gs at Y ₁ orientation	'
External Visual ^[4]	1010 or 1011		
Electrical/Optical Endpoints ^[8]	_	$\begin{split} &I_{CC},I_{CC}(\overline{CU}),I_{CC}(\overline{BL}),I_{IL},I_{V}\\ &@V_{CC}=5.0V\text{and visual function.}\\ &T_{A}=25^{\circ}C \end{split}$	
Subgroup 4 ^[1,3] Salt Atmosphere	1041		LTPD = 15
External Visual ^[4]	1010 or 1011		
Subgroup 5 Bond Strength ^[5]	2037	Condition A	LTPD = 20 (C = 0)
Subgroup 6 Operating Life Test ^[6]	1026	T _A = 85°C @ V _{CC} = 5.5 V	λ = 10
Electrical/Optical Endpoints[8]	***	Same as Subgroup 3	

- 1. Whenever electrical/optical tests are not required as endpoints, electrical rejects may be used.
- 2. The LTPD applies to the number of leads inspected except in no case shall less than three displays be used to provide the number of leads required.
- 3. Solderability samples shall not be used.
- 4. Visual requirements shall be as specified in MIL-STD-883, Methods 1010 or 1011.
- 5. Displays may be selected prior to seal.
- 6. If a given inspection lot undergoing Group B inspection has been selected to satisfy Group C inspection requirements, the 340 hour life tests may be continued on test to 1000 hours in order to satisfy the Group C life test requirements. In such cases, either the 340 hour endpoint measurements shall be made a basis for Group B lot acceptance or the 1000 hour endpoint measurement shall be used as the basis for both Group B and Group C acceptance.
- 7. MIL-STD-883 test method applies.
- 8. Limits and conditions are per the electrical/optical characteristics.
- 9. Initial conditioning is a 15° inward bend for one cycle.

Motion Control ICS - HCTL-YYYY Sorios

Package Outline Drawing	Part No.	Package	Description	Page No.
The	HCTL-1100	PDIP	CMOS General Purpose Motion Control IC	1-104
ADMORAL 1 3 3 4 4 5 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5	HCTL-1100 OPT PLC	PLCC	CMOS General Purpose Motion Control IC	
D ₀	HCTL-2000	PDIP	CMOS Quadrature Decoder/Counter IC, 12-bit Counter	1-86
CH B□ 6 11 □ □ 5 CH A□ 7 10 □ □ 6 Vss□ B 9 □ □ 7	HCTL-2016	PDIP	CMOS Quadrature Decoder/Counter IC, 16-bit Counter	
00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	W HCTL-2016 OPT PLC	PLCC	CMOS Quadrature Decoder/Counter IC, 16-bit Counter	1-102
D ₀ 1 20 V _{DD} CLK 2 19 D ₁ SEL 3 18 O ₂ ŌŪ 4 17 O ₂ U\(\tilde{D}\) 5 16 CNT _{DDB} NC 6 15 CNT _{CAS} REST 7 14 D ₄ CHB 0 13 O ₅ CHA 9 12 D ₈	HCTL-2020	PDIP	CMOS Quadrature Decoder/Counter IC, 16-bit Counter, Quadrature Decoder Output Signals, Cascade Output Signals	1-86
VSS 10 11 0, Nev	HCTL-2020 OPT PLC	PLCC	CMOS Quadrature Decoder/Counter IC, 16-bit Counter, Quadrature Decoder Output Signals, Cascade Output Signals	1-102

Accessories for Encoders and Encoder Modules

Package Outline Drawing	Part No.	Description	Page No.
	HEDS-8902	4-wire connector with 15.5 cm (6.1 in.) flying leads. Locks into HEDS-5500 and HEDS-5600 2 channel encoders. Also fits HEDS-9000, HEDS-9100, and HEDS-9200 2 channel encoder modules.	1-61 1-22 1-28
	HEDS-8903	5-wire connector with 15.5 cm (6.1 in.) flying leads. Locks into HEDS-5540 and HEDS-5640 three channel encoders. Also fits HEDS-9040 and HEDS-9140 three channel encoder modules.	1-61 1-32
	HEDS-8905	Alignment Tool for HEDS-9140	1-32
	HEDS-8906	Alignment Tool for HEDS-9040	1-32
	HEDS-8901	Gap Setting shown for film codewheels	1-51
	HEDS-8932	Gap Setting shown for glass codewheels	1-51
	HEDS-8910 OPT 0 □□	Alignment Tool for HEDS-5540/5545 and HEDS-5640/5645. Order in appropriate shaft size.	1-61