

Low Noise, Low Power, I²C[®] Bus, 256 Taps

The ISL90842 integrates four digitally controlled potentiometers (XDCP) on a monolithic CMOS integrated circuit.

The digitally controlled potentiometers are implemented with a combination of resistor elements and CMOS switches. The position of the wipers are controlled by the user through the I²C bus interface. Each potentiometer has an associated Wiper Register (WR) that can be directly written to and read by the user. The contents of the WR controls the position of the wiper.

The DCPs can be used as three-terminal potentiometers or as two-terminal variable resistors in a wide variety of applications including control, parameter adjustments, and signal processing.

Ordering Information


| PART NUMBER | PACKAGE | RESISTANCE OPTION |
|-----------------|-------------|-------------------|
| ISL90842UIV1427 | 14 Ld TSSOP | 50kΩ |
| ISL90842WIV1427 | 14 Ld TSSOP | 10kΩ |

Features


- Four potentiometers in one package
- 256 resistor taps—0.4% resolution
- I²C serial interface
- Wiper resistance: 70Ω typical @ 3.3V
- Standby current <5μA max
- Power supply: 2.7V to 5.5V
- 50kΩ, 10kΩ total resistance
- 14 Lead TSSOP

Pinout

ISL90842
(14 LEAD TSSOP)
TOP VIEW



Block Diagram



*The RL pins of each potentiometer are left floating

Pin Descriptions

| TSSOP PIN | SYMBOL | DESCRIPTION |
|-----------|-----------------|----------------------------------------------------|
| 1 | RH3 | "High" terminal of DCP3 |
| 2 | RW3 | "Wiper" terminal of DCP3 |
| 3 | SCL | I ² C interface clock |
| 4 | SDA | Serial data I/O for the I ² C interface |
| 5 | GND | Device ground pin |
| 6 | RW2 | "Wiper" terminal of DCP2 |
| 7 | RH2 | "High" terminal of DCP2 |
| 8 | RW1 | "Wiper" terminal of DCP1 |
| 9 | RH1 | "High" terminal of DCP1 |
| 10 | A0 | Device address for the I ² C interface |
| 11 | A1 | Device address for the I ² C interface |
| 12 | V _{CC} | Power supply pin |
| 13 | RH0 | "High" terminal of DCP0 |
| 14 | RW0 | "Wiper" terminal of DCP0 |

Absolute Maximum Ratings

Storage temperature-65°C to +150°C
 Voltage at any digital interface pin
 with respect to GND-0.3V to $V_{CC}+0.3$
 V_{CC} -0.3V to +6V
 Voltage at any DCP pin with
 respect to GND -0.3V to V_{CC}
 Lead temperature (soldering, 10s) 300°C
 I_W (10s) ± 6 mA

Recommended Operating Conditions

Industrial-40°C to +85°C
 V_{CC} 2.7V to 5.5V
 Power rating of each DCP 5mW
 Wiper current of each DCP ± 3.0 mA

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Analog Specifications Over recommended operating conditions unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | TYP (NOTE 1) | MAX | UNITS |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|-----------------------------------------------------------------------------------------------------------------|------|--------------|-----|-----------------|
| R_{TOTAL} | R_H to R_L resistance | W, U versions respectively | | 10, 50 | | k Ω |
| | R_H to R_L resistance tolerance | | -20 | | +20 | % |
| R_W | Wiper resistance | $V_{CC} = 3.3V @ 25^\circ C$ Wiper current = V_{CC}/R_{TOTAL} | | 70 | 200 | Ω |
| $C_H/C_L/C_W$ | Potentiometer Capacitance (Note 15) | | | 10/10/25 | | pF |
| I_{LkgDCP} | Leakage on DCP pins (Note 15) | Voltage at pin from GND to V_{CC} | | 0.1 | 1 | μA |
| VOLTAGE DIVIDER MODE (V_{CC} @ R_{H_i} ; measured at R_{W_i} , unloaded; $i = 0, 1, 2,$ or 3) | | | | | | |
| INL (Note 6) | Integral non-linearity | | -1 | | 1 | LSB (Note 2) |
| DNL (Note 5) | Differential non-linearity | Monotonic over all tap positions | -0.5 | | 0.5 | LSB (Note 2) |
| ZSerror (Note 3) | Zero-scale error | U option | 0 | 1 | 7 | LSB (Note 2) |
| | | W option | 0 | 0.5 | 2 | |
| FSerror (Note 4) | Full-scale error | U option | -7 | -1 | 0 | LSB (Note 2) |
| | | W option | -2 | -1 | 0 | |
| V_{MATCH} (Note 7) | DCP to DCP matching | Any two DCPs at same tap position, same voltage at all R_H terminals, and same voltage at all R_L terminals | -2 | | 2 | LSB (Note 2) |
| TC_V (Note 8) | Ratiometric Temperature Coefficient | DCP Register set to 80 hex | | ± 4 | | ppm/ $^\circ C$ |
| RESISTOR MODE (Measurements between R_{W_i} with R_{H_i} not connected, or between R_{W_i} and R_{H_i} not connected. $i = 0, 1, 2$ or 3) | | | | | | |
| RINL (Note 12) | Integral non-linearity | DCP register set between 20 hex and FF hex. Monotonic over all tap positions | -1 | | 1 | MI (Note 9) |
| RDNL (Note 11) | Differential non-linearity | | -0.5 | | 0.5 | MI (Note 9) |
| Roffset (Note 10) | Offset | U option | 0 | 1 | 7 | MI (Note 9) |
| | | W option | 0 | 0.5 | 2 | MI (Note 9) |
| R_{MATCH} (Note 13) | DCP to DCP Matching | Any two DCPs at the same tap position with the same terminal voltages. | -2 | | 2 | MI (Note 9) |
| TC_R (Note 14) | Resistance Temperature Coefficient | DCP register set between 20 hex and FF hex | | ± 45 | | ppm/ $^\circ C$ |

Operating Specifications Over the recommended operating conditions unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | TYP (NOTE 1) | MAX | UNITS |
|-------------------------------|------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------|-----|-----------------|-----|-------|
| I _{CC1} | V _{CC} supply current (Volatile write/read) | f _{SCL} = 400kHz; SDA = Open; (for I ² C, Active, Read and Write States) | | | 1 | mA |
| I _{SB} | V _{CC} current (standby) | V _{CC} = +5.5V, I ² C Interface in Standby State | | | 5 | μA |
| | | V _{CC} = +3.6V, I ² C Interface in Standby State | | | 2 | μA |
| I _{LkgDig} | Leakage current, at pins A0, A1, SDA and SCL pins | Voltage at pin from GND to V _{CC} | -10 | | 10 | μA |
| t _{DCP} (Note 15) | DCP wiper response time | SCL falling edge of last bit of DCP Data Byte to wiper change | | | 1 | μs |
| V _{por} | Power-on recall voltage | Minimum V _{CC} at which memory recall occurs | 1.8 | | 2.6 | V |
| V _{ccRamp} | V _{CC} ramp rate | | 0.2 | | | V/ms |
| t _D (Note 15) | Power-up delay | V _{CC} above V _{por} , to DCP Initial Value Register recall completed, and I ² C Interface in standby state | | | 3 | ms |


SERIAL INTERFACE SPECS

| | | | | | | |
|-------------------------------|------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|--|----------------------|-----|
| V _{IL} | A1, A0, SDA, and SCL input buffer LOW voltage | | -0.3 | | 0.3*V _{CC} | V |
| V _{IH} | A1, A0, SDA, and SCL input buffer HIGH voltage | | 0.7*V _{CC} | | V _{CC} +0.3 | V |
| Hysteresis (Note 15) | SDA and SCL input buffer hysteresis | | 0.05* V _{CC} | | | V |
| V _{OL} (Note 15) | SDA output buffer LOW voltage, sinking 4mA | | 0 | | 0.4 | V |
| C _{pin} (Note 15) | A1, A0, SDA, and SCL pin capacitance | | | | 10 | pF |
| f _{SCL} | SCL frequency | | | | 400 | kHz |
| t _{IN} (Note 15) | Pulse width suppression time at SDA and SCL inputs | Any pulse narrower than the max spec is suppressed. | | | 50 | ns |
| t _{AA} (Note 15) | SCL falling edge to SDA output data valid | SCL falling edge crossing 30% of V _{CC} , until SDA exits the 30% to 70% of V _{CC} window. | | | 900 | ns |
| t _{BUF} (Note 15) | Time the bus must be free before the start of a new transmission | SDA crossing 70% of V _{CC} during a STOP condition, to SDA crossing 70% of V _{CC} during the following START condition. | 1300 | | | ns |
| t _{LOW} | Clock LOW time | Measured at the 30% of V _{CC} crossing. | 1300 | | | ns |
| t _{HIGH} | Clock HIGH time | Measured at the 70% of V _{CC} crossing. | 600 | | | ns |
| t _{SU:STA} | START condition setup time | SCL rising edge to SDA falling edge. Both crossing 70% of V _{CC} . | 600 | | | ns |
| t _{HD:STA} | START condition hold time | From SDA falling edge crossing 30% of V _{CC} to SCL falling edge crossing 70% of V _{CC} . | 600 | | | ns |
| t _{SU:DAT} | Input data setup time | From SDA exiting the 30% to 70% of V _{CC} window, to SCL rising edge crossing 30% of V _{CC} | 100 | | | ns |
| t _{HD:DAT} | Input data hold time | From SCL rising edge crossing 70% of V _{CC} to SDA entering the 30% to 70% of V _{CC} window. | 0 | | | ns |
| t _{SU:STO} | STOP condition hold time | From SCL rising edge crossing 70% of V _{CC} , to SDA rising edge crossing 30% of V _{CC} . | 600 | | | ns |


Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | TYP (NOTE 1) | MAX | UNITS |
|-----------------------|-----------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|--------------|-----|------------|
| $t_{HD:STO}$ | STOP condition hold time for read, or volatile only write | From SDA rising edge to SCL falling edge. Both crossing 70% of V_{CC} . | 600 | | | ns |
| t_{DH} (Note 15) | Output data hold time | From SCL falling edge crossing 30% of V_{CC} , until SDA enters the 30% to 70% of V_{CC} window. | 0 | | | ns |
| t_R (Note 15) | SDA and SCL rise time | From 30% to 70% of V_{CC} | 20 + 0.1 * C_b | | 250 | ns |
| t_F (Note 15) | SDA and SCL fall time | From 70% to 30% of V_{CC} | 20 + 0.1 * C_b | | 250 | ns |
| C_b (Note 15) | Capacitive loading of SDA or SCL | Total on-chip and off-chip | 10 | | 400 | pF |
| R_{pu} (Note 15) | SDA and SCL bus pull-up resistor off-chip | Maximum is determined by t_R and t_F . For $C_b = 400\text{pF}$, max is about 2~2.5k Ω . For $C_b = 40\text{pF}$, max is about 15~20k Ω | 1 | | | k Ω |
| $t_{SU:A}$ | A1 and A0 setup time | Before START condition | 600 | | | ns |
| $t_{HD:A}$ | A1 and A0 hold time | After STOP condition | 600 | | | ns |

SDA vs SCL Timing



A0 and A1 Pin Timing



NOTES:

1. Typical values are for $T_A = 25^\circ\text{C}$ and 3.3V supply voltage.
2. LSB: $[V(RW)_{255} - V(RW)_0]/255$. $V(RW)_{255}$ and $V(RW)_0$ are $V(RW)$ for the DCP register set to FF hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
3. ZS error = $V(RW)_0/\text{LSB}$.
4. FS error = $[V(RW)_{255} - V_{CC}]/\text{LSB}$.
5. DNL = $[V(RW)_i - V(RW)_{i-1}]/\text{LSB}-1$, for $i = 1$ to 255. i is the DCP register setting.
6. INL = $V(RW)_i - i \cdot \text{LSB} - V(RW)$ for $i = 1$ to 255.
7. $V_{\text{MATCH}} = [V(RW_x)_i - V(RW_y)_i]/\text{LSB}$, for $i = 0$ to 255, $x = 0$ to 3 and $y = 0$ to 3.
8. $TC_V = \frac{\text{Max}(V(RW)_i) - \text{Min}(V(RW)_i)}{[\text{Max}(V(RW)_i) + \text{Min}(V(RW)_i)]/2} \times \frac{10^6}{125^\circ\text{C}}$ for $i = 16$ to 240 decimal, $T = -40^\circ\text{C}$ to 85°C . $\text{Max}()$ is the maximum value of the wiper voltage and $\text{Min}()$ is the minimum value of the wiper voltage over the temperature range.
9. $MI = |R_{255} - R_0|/255$. R_{255} and R_0 are the measured resistances for the DCP register set to FF hex and 00 hex respectively.
10. $R_{\text{offset}} = R_0/MI$, when measuring between RW and RL.
 $R_{\text{offset}} = R_{255}/MI$, when measuring between RW and RH.
11. $RDNL = (R_i - R_{i-1})/MI$, for $i = 32$ to 255.
12. $RINL = [R_i - (MI \cdot i) - R_0]/MI$, for $i = 32$ to 255.
13. $R_{\text{MATCH}} = (R_{i,x} - R_{i,y})/MI$, for $i = 0$ to 255, $x = 0$ to 3 and $y = 0$ to 3.
14. $TC_R = \frac{[\text{Max}(R_i) - \text{Min}(R_i)]}{[\text{Max}(R_i) + \text{Min}(R_i)]/2} \times \frac{10^6}{125^\circ\text{C}}$ for $i = 32$ to 255, $T = -40^\circ\text{C}$ to 85°C . $\text{Max}()$ is the maximum value of the resistance and $\text{Min}()$ is the minimum value of the resistance over the temperature range.
15. This parameter is not 100% tested.

Typical Performance Curves




FIGURE 1. WIPER RESISTANCE vs TAP POSITION
[$I(RW) = V_{CC}/R_{\text{TOTAL}}$] FOR 50kΩ (U)




FIGURE 2. STANDBY I_{CC} vs V_{CC}

Typical Performance Curves (Continued)




FIGURE 3. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10kΩ (W)




FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10kΩ (W)




FIGURE 5. ZSerror vs TEMPERATURE




FIGURE 6. FSerror vs TEMPERATURE




FIGURE 7. DNL vs TAP POSITION IN Rheostat MODE FOR 50kΩ (U)




FIGURE 8. INL vs TAP POSITION IN Rheostat MODE FOR 50kΩ (U)

Typical Performance Curves (Continued)




FIGURE 9. END TO END R_{TOTAL} % CHANGE vs TEMPERATURE




FIGURE 10. TC FOR VOLTAGE DIVIDER MODE IN ppm




FIGURE 11. TC FOR Rheostat MODE IN ppm




FIGURE 12. FREQUENCY RESPONSE (2.2MHz)




FIGURE 13. MIDSCALE GLITCH, CODE 80h TO 7Fh (WIPER 0)




FIGURE 14. LARGE SIGNAL SETTLING TIME

Principles of Operation

The ISL90842 is an integrated circuit incorporating four DCPs with their associated registers, and an I²C serial interface providing direct communication between a host and the potentiometers.

DCP Description

Each DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of each DCP are equivalent to the fixed terminals of a mechanical potentiometer. The RW pin of each DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by an 8-bit volatile Wiper Register (WR). Each DCP has its own WR. When the WR of a DCP contains all zeroes (WR<7:0>: 00h), its wiper terminal (RW) is closest to its RL terminal. When the WR of a DCP contains all ones (WR<7:0>: FFh), its wiper terminal (RW) is closest to its RH terminal. As the value of the WR increases from all zeroes (00h) to all ones (255 decimal), the wiper moves monotonically from the position closest to RL to the closest to RH. At the same time, the resistance between RW and RL increases monotonically, while the resistance between RH and RW decreases monotonically. Note that the RL terminal for all 4 pots are not connected (left floating).

While the ISL90842 is being powered up, all four WRs are reset to 80h (128 decimal), which locates RW roughly at the center between RL and RH.

The WRs can be read or written directly using the I²C serial interface as described in the following sections. The I²C interface Address Byte has to be set to 00hex, 01hex, 02hex, and 03hex to access the WR of DCP0, DCP1, DCP2, and DCP3 respectively

I²C Serial Interface

The ISL90842 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the ISL90842 operates as a slave device in all applications.

All communication over the I²C interface is conducted by sending the MSB of each byte of data first.

Protocol Conventions

Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (See Figure 15). On power-up of the ISL90842 the SDA pin is in the input mode.

All I²C interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The ISL90842 continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (See Figure 15). A START condition is ignored during the power-up of the device.

All I²C interface operations must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is HIGH (See Figure 15). A STOP condition at the end of a read operation, or at the end of a write operation places the device in its standby mode.

An ACK, Acknowledge, is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (See Figure 16).

The ISL90842 responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and once again after successful receipt of an Address Byte. The ISL90842 also responds with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation

A valid Identification Byte contains 0101 as the four MSBs, then a 0, the two bits matching the logic values present at pins A1 and A0. The LSB is in the Read/Write bit. Its value is "1" for a Read operation, and "0" for a Write operation (See Table 1).

TABLE 1. IDENTIFICATION BYTE FORMAT

Logic values at pins A1, and A0 respectively

| | | | | | | | |
|-------|---|---|---|---|-------|--|-------|
| 0 | 1 | 0 | 1 | 0 | A1 A0 | | R/W |
| (MSB) | | | | | | | (LSB) |




FIGURE 15. VALID DATA CHANGES, START, AND STOP CONDITIONS




FIGURE 16. ACKNOWLEDGE RESPONSE FROM RECEIVER




FIGURE 17. BYTE WRITE SEQUENCE




FIGURE 18. READ SEQUENCE

Write Operation

A Write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the ISL90842 responds with an ACK. At this time, the device enters its standby state (See Figure 17).


Read Operation

A Read operation consist of a three byte instruction followed by one or more Data Bytes (See Figure 18). The master initiates the operation issuing the following sequence: a START, the Identification byte with the $\overline{R/W}$ bit set to "0", an Address Byte, a second START, and a second Identification byte with the $\overline{R/W}$ bit set to "1". After each of the three bytes, the ISL90842 responds with an ACK. Then the ISL90842 transmits Data Bytes as long as the master responds with an ACK during the SCL cycle following the eighth bit of each byte. The master terminates the read operation (issuing a STOP condition) following the last bit of the last Data Byte (See Figure 18).

The Data Bytes are from the registers indicated by an internal pointer. This pointer initial value is determined by the Address Byte in the Read operation instruction, and increments by one during transmission of each Data Byte. After reaching the memory location 03h the pointer "rolls over" to 00h, and the device continues to output data for each ACK received.

Packaging Information

14-Lead Plastic, TSSOP, Package Code V14



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com