

MITSUBISHI MICROCOMPUTERS
M50963E-XXXSP/FP
M50963ES/EFS
EPROM VERSION of M50963-XXXSP/FP

DESCRIPTION

The M50963E-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. The features of this chip are similar to those of the M50963-XXXSP except that this chip has a 81920-bit (10240 words×8 bits) EPROM built in. This single-chip microcomputer is useful for home electrical appliances and consumer appliance controllers.

In addition to its simple instruction sets, the EPROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose EPROM writers can be used for the built-in EPROM, this chip is suitable for small quantity production runs.

The M50963ES and the M50963EFS are the window type.

The differences between the M50963E-XXXSP and the M50963EFS are the package outline and the power dissipation ability (absolute maximum ratings).


DISTINCTIVE FEATURES


- Number of basic instructions 69
- Memory size ROM 10240 bytes
- RAM 160 bytes
- Instruction execution time $2\mu s$ (minimum instructions at 4MHz frequency)
- Single power supply $5V \pm 5\%$
- Power dissipation
normal operation mode (at 4MHz frequency) 15mW
- Subroutine nesting 80 levels (Max.)
- Interrupt 7 types, 5 vectors
- 8-bit timer 4
- Programmable I/O ports (Ports P0, P1, P2, P3, P4) 40
- Input ports (Port P5) 8
- Output ports (Port P6) 4
- Serial I/O (8-bit) 1
- A-D converter 8-bit successive approximation
- D-A converter
- 8-bit PWM function
- Watchdog timer
- EPROM (equivalent to the M5L27128)
program voltage 21V

APPLICATION

Office automation equipment
VCR, Tuner, Audio-visual equipment

PIN CONFIGURATION (TOP VIEW)



M50963E-XXXSP BLOCK DIAGRAM

FUNCTIONS OF M50963E-XXXSP

Parameter		Functions	
Number of basic instructions		69	
Instruction execution time		2 μ s (minimum instructions, at 4MHz frequency)	
Clock frequency		4MHz	
Memory Size	EPROM	10240bytes (Note 1)	
	RAM	160bytes	
	INT ₁	1-bitX1	
Input/Output ports	P0, P1, P2, P3, P4	I/O	8-bitX5 (a part of P3 is common with serial I/O, timer I/O, and interrupt input)
	P5	Input	8-bitX1
	P6	Output	4-bitX1 (a part of P6 is in common with external trigger output pin)
Serial I/O			8-bitX1
Timers		8-bit prescalerX3+8-bit timerX4	
A-D conversion		8-bitX1 (6 channels)	
D-A conversion		5-bitX1	
Pulse width modulator		8-bitX1	
Watchdog timer		15-bitX1	
Subroutine nesting		80 levels (max)	
Interrupts		Two external interrupts, three internal timer interrupts	
Clock generating circuit		built-in (ceramic or quartz crystal oscillator)	
Supply voltage		5V±5%	
Power dissipation	at high-speed operation	15mW (at 4MHz frequency)	
Input/Output characteristics	Input/Output voltage	12V (Ports P0, P1, P3, P4, P5, P6, INT ₁)	
	Output current	5mA (Ports P0, P1, P2, P3, P4)	
Memory expansion		Possible	
Operating temperature range		-10~70°C	
Device structure		CMOS silicon gate process	
Package	M50963E-XXXSP	One time programming type	64-pin shrink plastic molded DIP
	M50963ES	Window type	64-pin shrink ceramic DIP
	M50963E-XXXFP	One time programming type	72-pin plastic molded QFP
	M50963EFS	Window type	72-pin ceramic QFP

Note 1 : The EPROM programing voltage is 21V (equivalent to the M5L27128).

M50963E-XXXSP/FP M50963ES/EFS

EPROM VERSION OF M50963-XXXSP/FP

PIN DESCRIPTION

Terminal	Mode	Name	Input/ Output	Functions
V_{CC}	Singl-chip /EPROM	Power supply		Supply 5V±5% to V_{CC} and 0V to V_{SS} .
CNV_{SS}	Singl-chip /EPROM	CNV_{SS} input	Input	Connect to 0V.
		V_{PP} input		Connect to V_{PP} when programming or verifying.
$RESET$	Single-chip /EPROM	$RESET$ input	Input	To reset, keep this input terminal low for more than 2 μ s (min) under normal V_{CC} conditions. If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
		$RESET$ input		Connect to V_{SS} .
X_{IN}	Single-chip /EPROM	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between X_{IN} and X_{OUT} for clock oscillation. If an external clock input is used, connect the clock input to the X_{IN} pin and open the X_{OUT} pin.
X_{OUT}		Clock output	Output	
ϕ	Single-chip /EPROM	Timing output	Output	For timing output.
INT_1	Single-chip /EPROM	Interrupt input	Input	Interrupt input INT_1 .
		Interrupt input	Input	Connect to 0V.
$P0_0 \sim P0_7$	Singl-chip /EPROM	I/O port P0	I/O	Port P0 is an 8-bit I/O port with direction registers which can program each bit as input or output. It is set to input mode at reset. The output format is N-ch open drain.
		Address input $A_0 \sim A_7$	Input	P0 works as the lower 8 bit address input ($A_0 \sim A_7$).
$P1_0 \sim P1_7$	Single-chip /EPROM	I/O port P1	I/O	Port P1 is an 8-bit I/O port which has the same function as Port P0.
		Address input $A_8 \sim A_{13}$	Input	$P1_0 \sim P1_4$ works as the higher 5 bit address inputs ($A_8 \sim A_{13}$). Connect $P1_5 \sim P1_7$ to V_{SS} .
$P2_0 \sim P2_7$	Single-chip /EPROM	I/O port P2	I/O	Port P2 is an 8-bit I/O port which has the same function as Port P0. The output format is CMOS.
		Data input/ output $D_0 \sim D_7$	I/O	Port 2 works as an 8 bit data bus ($D_0 \sim D_7$).
$P3_0 \sim P3_7$	Single-chip /EPROM	I/O port P3	I/O	Port P3 is an 8-bit I/O port and has basically the same functions Port P0. When serial I/O is used, $P3_7$, $P3_6$, $P3_5$, and $P3_4$ work as S_{RDY} , CLK, S_{OUT} , and S_{IN} pins, respectively. Also $P3_3$ and $P3_2$ work as CNTR pin and the lowest interrupt pin (INT_2), respectively. The output format is N-ch open drain.
		Input Port P3	Input	Connect to 0V.
$P4_0 \sim P4_7$	Single-chip /EPROM	I/O port P4	I/O	Port P4 is an 8-bit I/O port which has the same function as Port P0. Ports $P4_7 \sim P4_2$ are common with Analog inputs $AN_7 \sim AN_2$. The output format is N-ch open drain.
		Select mode	Input	$P4_2$, $P4_1$, $P4_0$ work as CE, OE and PGM inputs, respectively. Connect $P4_5 \sim P4_7$ to 0V and $P4_4$ and $P4_3$ to V_{CC} .
$P5_0 \sim P5_7$	Single-chip /EPROM	Input port	Input	Port P5 is an 8-bit input port. Ports $P5_7 \sim P5_4$ have edge sense functions.
		Input port	Input	Connect to 0V.

M50963E-XXXSP/FP M50963ES/EFS

EPROM VERSION of M50963-XXXSP/FP

PIN DESCRIPTION

Terminal	Mode	Name	Input/ Output	Functions
P6 ₀ ~P6 ₃	Single-chip	Output port	Output	Port P6 is an 4-bit output port. At external trigger output mode, P6 ₀ and P6 ₁ are in common with the trigger input pin (T) and the trigger output pin (Q), respectively. The output structure is N-channel open drain.
	EPROM	Output port	Output	Connect to 0V.
AV _{SS}	Single-chip	Analog voltage input	Input	GND pin for the A-D and D-A converters.
	EPROM	Analog voltage input	Input	Connect to 0V.
V _{REF}	Single-chip	Reference voltage input	Input	Reference input for A-D and D-A converters.
	EPROM	Reference voltage input	Input	Connect to 0V.
D-A	Single-chip	D-A output	Output	D-A converter output pin
	EPROM	D-A output	Output	Connect to 0V.
PWM	Single-chip	PWM output	Output	Pulse width modulation output pin (N-ch open drain format).
	EPROM	PWM output	Output	Connect to 0V.

EPROM MODE

The M50963E-XXXSP features an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L"), the chip automatically enters the EPROM mode. Table 1 lists the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P4₀~P4₂, and CNV_{SS} are used for the EPROM (equivalent to the M5L27128). When in this mode, the built-in EPROM can be written to or read from using these pins in the same way as with the M5L27128. The oscillator should be connected to the X_{IN} and X_{OUT} pins, or external clock should be connected to the X_{IN} pin.

Table 1 Pin function in EPROM programming mode

M50963E-XXXSP/FP		M5L27128
V _{CC}	V _{CC}	V _{CC}
V _{PP}	CNV _{SS} /V _{PP}	V _{PP}
V _{SS}	V _{SS}	V _{SS}
Address input	Ports P0, P1 ₀ ~P1 ₅	A ₀ ~A ₁₃
Data I/O	Port P2	D ₀ ~D ₇
CE	P4 ₂ /CE	CE
OE	P4 ₁ /OE	OE
PGM	P4 ₀ /PGM	PGM




Fig. 1 Pin connection in EPROM programming mode (M50963E-XXXSP, M50963ES)




Fig. 2 Pin connection in EPROM programing mode (M50963E-XXXFP, M50963EFS)

EPROM READING, WRITING AND ERASING

Reading

To read the EPROM, set the CE and OE pins to a "L" level, and the PGM pin to a "H" level. Input the address of the data ($A_0 \sim A_{13}$) to be read and the data will be output to the I/O pins $D_0 \sim D_7$. The data I/O pins will be floating when either the CE or OE pins are in the "H" state.

Writing

To write to the EPROM, set the CE pin to a "L" level and the OE pin to a "H" level. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins $A_0 \sim A_{12}$, and the data to be written is input to pins $D_0 \sim D_7$. Set the PGM pin to a "L" level to begin writing.

Notes on Writing

When using an EPROM writer, the address range should be between 1800_{16} and $3FFF_{16}$. When data is written between addresses 0000_{16} and $3FFF_{16}$, fill addresses 0000_{16} to $17FF_{16}$ with 00_{16} .

Erasing

Data can only be erased on the M50963ES and the M50963EFS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is $15W \cdot s/cm^2$.

Table 2 I/O signal in each mode

Mode	Pin	CE(15)	OE(16)	PGM(17)	$V_{PP}(27)$	$V_{CC}(1)$	Data I/O (57~64)
Read-out		V_{IL}	V_{IL}	V_{IH}	V_{CC}	V_{CC}	Output
Programming		V_{IL}	V_{IH}	Pulse($V_{IH} \rightarrow V_{IL}$)	V_{PP}	V_{CC}	Input
Programming verify		V_{IL}	V_{IL}	V_{IH}	V_{PP}	V_{CC}	Output
Program disable		V_{IH}	X	X	V_{PP}	V_{CC}	Floating

Note 1 : V_{IL} and V_{IH} indicate a "L" and "H" input voltage, respectively.

2 : An X indicates either V_{IL} or V_{IH} .

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		-0.3~7	V
V_I	Input voltage X_{IN}		-0.3~7	V
V_I	Input voltage $P2_0 \sim P2_7, P4_4 \sim P4_7$		-0.3~ $V_{CC}+0.3$	V
V_I	Input voltage $P0_0 \sim P0_7, P1_0 \sim P1_7, P3_0 \sim P3_7, P4_0 \sim P4_3, P5_0 \sim P5_7, INT_1$	With respect to V_{SS} With the output transistor cut-off	-0.3~13	V
V_I	Input voltage $CNV_{SS}, RESET$		-0.3~13 (Note 1)	V
V_O	Output voltage $P2_0 \sim P2_2, P4_4 \sim P4_7, X_{OUT}, \phi, D-A$		-0.3~ $V_{CC}+0.3$	V
V_O	Output voltage $P0_0 \sim P0_7, P1_0 \sim P1_7, P3_0 \sim P3_7, P4_0 \sim P4_3, P6_0 \sim P6_3, PWM$		-0.3~13	V
P_d	Power dissipation	$T_a=25^\circ C$	1000 (Note 2)	mW
T_{opr}	Operating temperature		-10~70	°C
T_{stg}	Storage temperature		-40~125	°C

Note 1 : In EPROM programming mode, CNV_{SS} is 22.0V

2 : 300mW for QFP types.

RECOMMENDED OPERATING CONDITIONS ($V_{CC}=5V \pm 5\%$, $T_a=-10 \sim 70^\circ C$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Nom.	Max.	
V_{CC}	Supply voltage	4.75	5	5.25	V
V_{SS}	Supply voltage		0		V
V_{REF}	Reference voltage	4	V_{CC}	V_{CC}	V
V_{IH}	"H" input voltage $P0_0 \sim P0_7, P1_0 \sim P1_7, P2_0 \sim P2_7, P3_0 \sim P3_7, P4_0 \sim P4_7, P5_0 \sim P5_7, INT_1, RESET, X_{IN}, CNV_{SS}, P6_0$	$0.8V_{CC}$	V_{CC}	V_{CC}	V
V_{IL}	"L" input voltage $P0_0 \sim P0_7, P1_0 \sim P1_7, P2_0 \sim P2_7, P3_0 \sim P3_7, P4_0 \sim P4_7, P5_0 \sim P5_7, INT_1, CNV_{SS}, P6_0$	0	$0.2V_{CC}$	$0.2V_{CC}$	V
V_{IL}	"L" input voltage RESET	0	$0.12V_{CC}$	$0.12V_{CC}$	V
V_{IL}	"L" input voltage X_{IN}	0	$0.16V_{CC}$	$0.16V_{CC}$	V
$I_{OL(peak)}$	"L" peak output current $P0_0 \sim P0_7, P1_0 \sim P1_7, P2_0 \sim P2_7, P3_0 \sim P3_7, P4_0 \sim P4_7$ (Note 4)			10	mA
$I_{OL(peak)}$	"L" peak output current $P6_0 \sim P6_3$ (Note 4)			15	mA
$I_{OL(peak)}$	"L" peak output current PWM (Note 4)			5	mA
$I_{OL(avg)}$	"L" average output current $P0_0 \sim P0_7, P1_0 \sim P1_7, P2_0 \sim P2_7, P3_0 \sim P3_7, P4_0 \sim P4_7$ (Note 3)			5	mA
$I_{OL(avg)}$	"L" average output current $P6_0 \sim P6_3$ (Note 3)			7	mA
$I_{OL(avg)}$	"L" average output current PWM (Note 3)			2.5	mA
$I_{OH(peak)}$	"H" peak output current $P2_0 \sim P2_7$ (Note 4)			-10	mA
$I_{OH(avg)}$	"H" average output current $P2_0 \sim P2_7$ (Note 3)			-5	mA
$f_{(X_{IN})}$	Internal clock oscillating frequency			4	MHz

Note 3 : The average output currents $I_{OL(avg)}$ and $I_{OH(avg)}$ are the average value of a period of 100ms.

4 : Do not allow the combined low-level output current of ports P0, P1, P2, P3, P4, P6, and PWM to exceed 80mA.

Do not allow the combined high-level output current of port P2 to exceed 50mA.

5 : "H" input voltage of ports' P0, P1, P3, $P4_0 \sim P4_3$, P5 and INT_1 is available up to +12V.

ELECTRICAL CHARACTERISTICS ($V_{CC}=5V$, $V_{SS}=0V$, $T_a=25^\circ C$, $f_{X_{IN}}=4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V_{OH}	"H" output voltage P ₂₀ ~P ₂₇	$I_{OH}=-10mA$	3			V
V_{OH}	"H" output voltage ϕ	$I_{OH}=-2.5mA$	3			V
V_{OL}	"L" output voltage P ₀ ~P ₇ , P ₁₀ ~P ₁₇ , P ₂₀ ~P ₂₇ , P ₃₀ ~P ₃₇ , P ₄₀ ~P ₄₇ , P ₆₀ ~P ₆₃	$I_{OL}=10mA$		2		V
V_{OL}	"L" output voltage ϕ , PWM	$I_{OL}=5mA$		2		V
$V_{T+}-V_{T-}$	Hysteresis INT ₁		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis P3 ₆	When used as CLK input	0.3	0.8		V
$V_{T+}-V_{T-}$	Hysteresis P3 ₂	When used as INT ₂ input	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis P3 ₃	When used as CNTR input	0.5	1		V
$V_{T+}-V_{T-}$	Hysteresis P6 ₀	When used as T input	0.5	1		V
$V_{T+}-V_{T-}$	Hysteresis RESET			0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		0.1		0.5	V
I_{IL}	"L" input current P ₀ ~P ₇ , P ₁₀ ~P ₁₇ , P ₂₀ ~P ₂₇ , P ₃₀ ~P ₃₇ , P ₄₀ ~P ₄₇ , P ₅₀ ~P ₅₇ , P ₆₀ ~P ₆₃ , PWM	$V_i=0V$		-5		μA
I_{IL}	"L" input current INT ₁ , RESET, X _{IN}	$V_i=0V$		-5		μA
I_{IH}	"H" input current P ₀ ~P ₇ , P ₁₀ ~P ₁₇ , P ₃₀ ~P ₃₇ , P ₄₀ ~P ₄₃ , P ₅₀ ~P ₅₇ , P ₆₀ ~P ₆₃ , PWM	$V_i=12V$		12		μA
I_{IH}	"H" input current INT ₁ , RESET, X _{IN} , P ₂₀ ~P ₂₇ , P ₄₄ ~P ₄₇	$V_i=5V$		5		μA
V_{RAM}	RAM retention voltage	At clock stop	2			V
I_{CC}	Supply current	$f_{X_{IN}}=4MHz$ Square wave		3	6	mA
		At clock stop				
		$T_a=25^\circ C$			1	
		At clock stop $T_a=75^\circ C$			10	μA

A-D CONVERTER CHARACTERISTICS ($V_{CC}=5V$, $V_{SS}=AV_{SS}=0V$, $T_a=25^\circ C$, $f_{X_{IN}}=4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF}=V_{CC}$		8		Bits
—	Absolute accuracy	$V_{REF}=V_{CC}$		± 3		LSB
R_{LADDER}	Ladder resistance value	$V_{REF}=V_{CC}$	2		10	$k\Omega$
t_{CONV}	Conversion time			50		μs
V_{REF}	Reference input voltage		2		V_{CC}	V
V_{IA}	Analog input voltage		0		V_{REF}	V

D-A CONVERTER CHARACTERISTICS ($V_{CC}=5V$, $V_{SS}=AV_{SS}=0V$, $T_a=25^\circ C$, $f_{X_{IN}}=4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF}=V_{CC}$		5		Bits
—	Error in full scale range	$V_{REF}=V_{CC}$		± 1		%
t_{SU}	Setup time	$V_{REF}=V_{CC}$		3		μs
R_O	Output resistance	$V_{REF}=V_{CC}$		3		$k\Omega$
V_{REF}	Reference voltage		4		V_{CC}	V

TIMING REQUIREMENTS**Single-chip mode** ($V_{CC}=5V \pm 5\%$, $V_{SS}=0V$, $T_a=25^\circ C$, $f_{(X_{IN})}=4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(P0D-\phi)}$	Port P0 input setup time		270			ns
$t_{SU(P1D-\phi)}$	Port P1 input setup time		270			ns
$t_{SU(P2D-\phi)}$	Port P2 input setup time		270			ns
$t_{SU(P3D-\phi)}$	Port P3 input setup time		270			ns
$t_{SU(P4D-\phi)}$	Port P4 input setup time		270			ns
$t_{SU(P5D-\phi)}$	Port P5 input setup time		270			ns
$t_h(\phi-P0D)$	Port P0 input hold time		20			ns
$t_h(\phi-P1D)$	Port P1 input hold time		20			ns
$t_h(\phi-P2D)$	Port P2 input hold time		20			ns
$t_h(\phi-P3D)$	Port P3 input hold time		20			ns
$t_h(\phi-P4D)$	Port P4 input hold time		20			ns
$t_h(\phi-P5D)$	Port P5 input hold time		20			ns
t_c	External clock input cycle time		250			ns
t_w	External clock input pulse width		75			ns
t_r	External clock rising edge time			25		ns
t_f	External clock falling edge time			25		ns

Eva-chip mode ($V_{CC}=5V \pm 5\%$, $V_{SS}=0V$, $T_a=25^\circ C$, $f_{(X_{IN})}=4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(P0D-\phi)}$	Port P0 input setup time		270			ns
$t_{SU(P1D-\phi)}$	Port P1 input setup time		270			ns
$t_{SU(P2D-\phi)}$	Port P2 input setup time		270			ns
$t_h(\phi-P0D)$	Port P0 input hold time		20			ns
$t_h(\phi-P1D)$	Port P1 input hold time		20			ns
$t_h(\phi-P2D)$	Port P2 input hold time		20			ns

Memory expanding mode and microprocessor mode($V_{CC}=5V \pm 5\%$, $V_{SS}=0V$, $T_a=25^\circ C$, $f_{(X_{IN})}=4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(P2D-\phi)}$	Port P2 input setup time		270			ns
$t_h(\phi-P2D)$	Port P2 input hold time		30			ns

SWITCHING CHARACTERISTICSSingle-chip mode ($V_{CC}=5V \pm 5\%$, $V_{SS}=0V$, $T_a=25^\circ C$, $f_{XIN}=4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		
			Min.	Typ.	Max.
$t_{D(\phi-P0Q)}$	Port P0 data output delay time	Fig. 3		230	ns
$t_{D(\phi-P1Q)}$	Port P1 data output delay time			230	ns
$t_{D(\phi-P2Q)}$	Port P2 data output delay time	Fig. 4		230	ns
$t_{D(\phi-P3Q)}$	Port P3 data output delay time			230	ns
$t_{D(\phi-P4Q)}$	Port P4 data output delay time	Fig. 3		230	ns
$t_{D(\phi-P6Q)}$	Port P6 data output delay time			230	ns

Eva-chip mode ($V_{CC}=5V \pm 5\%$, $V_{SS}=0V$, $T_a=25^\circ C$, $f_{XIN}=4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		
			Min.	Typ.	Max.
$t_{D(\phi-P0A)}$	Port P0 address output delay time			250	ns
$t_{D(\phi-P0AF)}$	Port P0 address output delay time			250	ns
$t_{D(\phi-P0C)}$	Port P0 data output delay time			200	ns
$t_{D(\phi-P0QE)}$	Port P0 data output delay time	Fig. 3		200	ns
$t_{D(\phi-P1A)}$	Port P1 address output delay time			250	ns
$t_{D(\phi-P1AF)}$	Port P1 address output delay time			250	ns
$t_{D(\phi-P1Q)}$	Port P1 data output delay time			200	ns
$t_{D(\phi-P1QF)}$	Port P1 data output delay time			200	ns
$t_{D(\phi-P2Q)}$	Port P2 data output delay time	Fig. 4		300	ns
$t_{D(\phi-P2QF)}$	Port P2 data output delay time			300	ns
$t_{D(\phi-R/W)}$	R/W signal output delay time			250	ns
$t_{D(\phi-R/WF)}$	R/W signal output delay time			250	ns
$t_{D(\phi-P3Q)}$	Port P3 ₀ data output delay time			200	ns
$t_{D(\phi-P3QF)}$	Port P3 ₀ data output delay time	Fig. 3		200	ns
$t_{D(\phi-SYNC)}$	SYNC signal output delay time			250	ns
$t_{D(\phi-SYNCF)}$	SYNC signal output delay time			250	ns
$t_{D(\phi-P31Q)}$	Port P3 ₁ data output delay time			200	ns
$t_{D(\phi-P31QF)}$	Port P3 ₁ data output delay time			200	ns

Memory expanding mode and microprocessor mode($V_{CC}=5V \pm 5\%$, $V_{SS}=0V$, $T_a=25^\circ C$, $f_{XIN}=4MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		
			Min.	Typ.	Max.
$t_{D(\phi-P0A)}$	Port P0 address output delay time	Fig. 3		250	ns
$t_{D(\phi-P1A)}$	Port P1 address output delay time			250	ns
$t_{D(\phi-P2Q)}$	Port P2 data output delay time	Fig. 4		300	ns
$t_{D(\phi-P2QF)}$	Port P2 data output delay time			300	ns
$t_{D(\phi-R/W)}$	R/W signal output delay time	Fig. 3		250	ns
$t_{D(\phi-SYNC)}$	SYNC signal output delay time			250	ns




Fig. 3 Ports P0, P1, P3, P4, and P6 test circuit






Fig. 4 Port P2 test circuit

TIMING DIAGRAMS

In single-chip mode



In eva-chip mode



In memory expanding mode and microprocessor mode

