

128K X 8 **CMOS STATIC RAM MODULE**

IDT8M824S

FEATURES:

- High-density 1 megabit (128K x 8)CMOS static RAM module
- High-speed
- Military: 35ns (max.) Commercial: 25ns (max.) Low power consumption
- Active: less than 550mW (typ.) Standby: less than 20mW (typ.)
- · Offered in the JEDEC standard 32-pin, 600 mil wide ceramic sidebraze DIP
- Single 5V (±10%) power supply
- · Inputs and outputs directly TTL-compatible

DESCRIPTION:


The IDT8M824S is a 128K x 8 high-speed CMOS static RAM constructed on a co-fired ceramic substrate using four 32K x 8 static RAMs and a FCT139 decoder in leadless chip carriers. Functional equivalence to monolithic one megabit static RAMs is achieved by utilization of an on board decoder that interprets the higher order address A15 and A16 to select one of the four 32K x 8 RAMs. Extremely fast speeds can be achieved with this technique due to use of 256K static RAMs and the decoder fabricated in IDT's high-performance, highreliability CEMOS technology.

The IDT8M824S is available with maximum access times as fast as 25ns for commercial temperature range, with maximum power consumption of 2.5 watts. The module offers a full standby mode of 440mW (max.).

The IDT8M824S is offered in a 32-pin, 600 mil center sidebraze DIP, adhering to JEDEC standards for one megabit monolithic pinouts.

All inputs and outputs of the IDT8M824S are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation.

All IDT military module semiconductor components are manufactured in compliance to the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.



NOTE:

1. For module dimensions, please refer to module drawing M6 and M7 in the packaging section.

2656 drw 01

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1990 DSC-7019/1

2656 tbl 01

Ground

Write Enable Output Enable

WE

ŌE

GND

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias Storage	-55 to +125	-65 to +135	°C
Tstg	Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0	٧
ViL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	٧
NOTE:				2	656 tol 0:

2656 thi 02

1. VIL (min.) = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Amblent Temperature	GND	Vcc
Military	-55°C to +125°C	٥٧	5.0V ± 10%
Commercial	0°C to +70°C	٥V	5.0V ± 10%

2656 tbl 04

2656 tbl 05

DC ELECTRICAL CHARACTERISTICS

(Vcc = $5V \pm 10\%$, TA = -55° C to + 125° C and 0° C to + 70° C)

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	IDT8M824S Max ⁽²⁾	Max ⁽³⁾	11-24
lu	Input Leakage Current	VCC = Max. VIN = GND to VCC		- Typ: /	20	40	<u>Unit</u> μA
lto	Output Leakage Current	Vcc = Max. CS = VIH, Vout = GND to Vcc	_	_	20	40	uA
Icc	Dynamic Operating Current	Vcc = Max., CS = ViL, f = fMax, Output Open		150	450	265	mA
ISB	Standby Supply Current	Vcc = MAX. CS = VIH f = fmax, Outputs open		10	280	85	mA
ISB1	Full Standby Supply Current	CS ≥ Vcc -0.2V VIN > Vcc -0.2V or < 0.2V	_	10	80	80	mA
Vol	Output Low Voltage	Vcc = Min. loL = 8mA	_	_	0.4	0.4	V
Vон	Output High Voltage	Vcc = Min. IOH = -4mA	2.4		-	-	٧

NOTES:

- 1. Vcc = 5V, Ta = +25°C.
- 2. tAA = 25ns.
- 3. tAA = 30, 35, 40, 45, 50, 60, 70, 85, 100ns.

AC TEST CONDITIONS

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

480Ω




Figure 1. Output Load

Figure 2. Output Load (for tCLZ1,2, tOLZ, tCHZ1,2, tOHZ, tow, twhz)

* Including scope and jig.

Read Cycle Time

Symbol

tRC

Read Cycle

8M824S45

Min. Max.

Unit

ns

BM824S40

Min. Max.

8M824S35

Min. Max.

8M824S30

(Com'l. Only)

Max.

Min.

30

8M824S25 (Com'i. Only)

Max.

Min.

25

AC ELECTRICAL CHARACTERISTICS


 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$

Parameter

	Head Cycle Time	20	1	30								
taa	Address Access Time		25	_	30		35		40		45	ns
tACS	Chip Select Access Time	_	25		30		35	_	40	ı	45	ns
tCLZ1.2(1)	Chip Select to Output in Low Z	5		5		5		5		5		ns
tOE	Output Enable to Output Valid	_	10	_	11		13		25	1	25	ns
tOLZ (1)	Output Enable to Output in Low Z	2	_	2		2		5	-	5	—	กร
tCHZ ⁽¹⁾	Chip Select to Output in High Z	_	15		16	_	20		20	ı	20	ns
tOHZ(1)	Output Disable to Output in High Z		8		10		15	_	20		20	ns
ton	Output Hold from Address Change	5		5		5	_	5	1	5	_	ns
tPU(1)	Chip Select to Power-Up Time	0		0		0	-	0		0		ns
tPD(1)	Chip Deselect to Power-Down Time		25		30		35	_	40	_	45	ns
Write Cv	cle											
twc	Write Cycle Time	25	- 1	30		35	_	40	_	45		ns
tcw	Chip Select to End of Write	20		25	_	30	_	35	_	40	_	ns
taw	Address Valid to End of Write	20		25		30		35	_	40	ļ	ns
tas	Address Set-up Time	0		0		0		5		5	_	ns
twp	Write Pulse Width	15		20		23	_	30		35	_	ns
twn	Write Recovery Time	0		0		2		5	_	5		ns
twHZ(1)	Write Enable to Output in High Z	=	10		11	_	15		15	_	15	ns
tDW	Data to Write Time Overlap	11		13		14		15		20		ns
tDH	Data Hold from Write Time	3		3		3		3	_	5	_	ns
tow(1)	Output Active from End of Write	5		5		5		5		5		ns
10it.	Capat / toll/o itolii E.ia di Titila									1		2656 tol 07
		8M824S50		8M824S60		8M824S70 8M824S85						
				(Mil. 4	Only)	l (Mil.	Only)	(Mil.	Only)	(Mil.	Only)	
				•	• • •		• • •			B 41		11-4
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Symbol Read Cy	/cle	L	Max.	Min.	• • •	Min.	• • •	·			Max.	
	/cle Read Cycle Time	50	_	Min.	Max.	M In.	Max.	Min. 85	Max.	100		ns
Read Cy	rcle Read Cycle Time Address Access Time	L	— 50	Min.	Max. 60	Min. 70	Max	85	Max. — 85	100	100	ns ns
Read Cy	rcle Read Cycle Time Address Access Time Chip Select Access Time	50	_	Min. 60 —	Max. 60	70 —	Max	85 — —	Max.	100	 100 100	ns ns ns
Read Cy tRC tAA	Cole Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z	50 — — 5	 50 50	Min.	60 60	70 5	70 70	85 — — 5	Max. 85 85	100	100 100 —	ns ns ns
Read Cy tRC tAA tACS	rcle Read Cycle Time Address Access Time Chip Select Access Time	50	— 50	60 — — 5	60 60 35	70 5	Max. 70 70 40	85 — — 5	Max.	100 5	 100 100	ns ns ns ns
Read Cy tRC tAA tACS tCLZ1,2 ⁽¹⁾	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output Valid Output Enable to Output in Low Z	50 — — 5	 50 50	Min. 60 —	60 60 35	70 5 5	70 70 70 40	85 — — 5 — 5	85 85 	100 — — 5 — 5	100 100 — 60	ns ns ns ns
Read Cy tRC tAA tACS tCLZ1,2 ⁽¹⁾	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output Valid	50 5	50 50 — 30	60 — — 5	60 60 35	70 5	70 70 70 40 —	85 — — 5	Max.	100 5		ns ns ns ns ns
Read Cy tRC tAA tACS tCLZ1,2(1) tOE tOLZ(1)	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output Valid Output Enable to Output in Low Z Chip Select to Output in High Z Output Disable to Output in High Z	50 5 5	50 50 - 30	60 — — 5	60 60 35	Min. 70 — 5 — 5 — 5 — —	70 70 70 40	85 -5 5 	85 85 	100 	100 100 — 60	ns ns ns ns ns ns
Read Cy tRC tAA tACS tCLZ1,2(1) tOE tOLZ(1)	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output Valid Output Enable to Output in Low Z Chip Select to Output in High Z	50 5 5 	50 50 30 20	60 — — 5 — 5	Max.	Min. 70 5 5 5 5 5 5	Max.	85 	Max.	100 5 5 5		ns ns ns ns ns ns
Read Cy tRC tAA tACS tCLZ1,2(1) tOE tOLZ(1) tCHZ(1)	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output Valid Output Enable to Output in Low Z Chip Select to Output in High Z Output Disable to Output in High Z	50 5 5 	 50 50 30 20 20	60 	Max.	Min. 70 — 5 — 5 — 5 — —	Max.	85 -5 5 	Max.	100 	100 100 	ns ns ns ns ns ns ns
Read Cy tRC tAA tACS tCLZ1,2(1) tOE tOLZ(1) tCHZ(1) tOHZ(1)	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output Valid Output Enable to Output in Low Z Chip Select to Output in High Z Output Disable to Output in High Z Output Hold from Address Change	50 — 5 — 5 — 5 — 5	50 50 50 	60 — 5 — 5 — 5 — 5 5 — 5 5 — 5 5 — 5 5 — 5 5 — 5 5 — 5 5 — 5 5 5 — 5 5 5 — 5 5 5 — 5 5 5 — 5 5 5 5 — 5 5 5 5 — 5 5 5 — 5 5 5 — 5 5 5 — 5 5 5 — 5 5 5 — 5 5 5 — 5 5 5 — 5 5 5 — 5 5 5 — 5 5 5 — 5 5 5 — 5 — 5 5 — 5 — 5 5 — 5 — 5 5 — 5 — 5 5 —	Max.	Min. 70 5 5 5 5 5 5	Max.	85 	Max.	100 5 5 5		ns ns ns ns ns ns
Read Cy tRC tAA tACS tCLZ1,2(1) tOE tOLZ(1) tCHZ(1) tOHZ(1) tOHZ(1)	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output Valid Output Enable to Output in Low Z Chip Select to Output in High Z Output Disable to Output in High Z Output Hold from Address Change Chip Select to Power-Up Time Chip Deselect to Power-Down Time	50 5 5 5 5 5	50 50 50 30 20 20	60 — 5 — 5 — 5 — 5 0	Max.	Min. 70 5 5 5 5 5 5	Max.	85 	Max.	5 - 5 - 5 - 5 -	100 100 	ns
Read Cy tRC tAA tACS tCLZ1,2(1) tOE tOLZ(1) tCHZ(1) tOHZ(1) tOH tPU(1) tPD(1)	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output Valid Output Enable to Output in Low Z Chip Select to Output in High Z Output Disable to Output in High Z Output Hold from Address Change Chip Select to Power-Up Time Chip Deselect to Power-Down Time	50 5 5 5 5 5	50 50 50 30 20 20	60 — 5 — 5 — 5 — 5 0	Max.	Min. 70 5 5 5 5 5 5	Max.	85 	Max.	100 	100 100 	ns ns ns ns ns ns ns
Read Cy tRC tAA tACS tCLZ1,2(1) tOE tOLZ(1) tCHZ(1) tOHZ(1) tOH tPU(1) tPD(1) Write C	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output in Low Z Chip Select to Output in High Z Output Disable to Output in High Z Output Disable to Output in High Z Output Hold from Address Change Chip Select to Power-Up Time Chip Deselect to Power-Down Time ycle	50 	50 50 50 30 20 20	60 — 5 — 5 — 5 — 5 — — — 5 — — — 5 — — — 5 — 5 — — 5 — 5 — — 5 — 5 — — 5 — 5 — — 5 — 5 — — 5 — 5 — — 5 — 5 — 5 — 5 — 5 — 5 — 5 — 5 — 5 — 5 — 5 — 5 — 5 — — 5	Max.	Min. 70 5 5 5 5 5	Max.	85 — 5 — 5 — 5 — 5 —	Max.	5 - 5 - 5 - 5 -	100 100 	ns ns ns ns ns ns ns ns
### Read Cy ### TAA ### TACS #### TACS ##### TACS ######## ###########################	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output in Low Z Chip Select to Output in Low Z Chip Select to Output in High Z Output Disable to Output in High Z Output Hold from Address Change Chip Select to Power-Up Time Chip Deselect to Power-Down Time ycle Write Cycle Time	50 — 5 — 5 — 5 O — 50 — 50	50 50 50 30 20 20	Min. 60 — 5 — 5 — 5 — 60 — 60	Max.	Min. 70 5 5 5 0 70 70	Max.	85 5 5 5 0 85 75 75	Max. 85 85 50 35 85	100 5 5 5 0 100 90 90	100 100 	ns ns ns ns ns ns ns ns ns
Head Cy trac tAA tACS tCLZ1,2(1) tOE tOLZ(1) tCHZ(1) tOHZ(1) t	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output in Low Z Chip Select to Output in Low Z Chip Select to Output in High Z Output Disable to Output in High Z Output Hold from Address Change Chip Select to Power-Up Time Chip Deselect to Power-Down Time ycle Write Cycle Time Chip Select to End of Write	50 — 5 — 5 — 5 O — 50 — 50 45	50 50 50 30 20 20	60 — 5 — 5 — 5 — 60 — 55 — 5 5 — 5 5 — 5 5 — 5 5 — 5 5 — 5 5 — 60 — 60	Max.	Min. 70 5 5 5 0 70 65	Max.	85 5 5 5 0 85 75	Max. 85 85 50 35 85 85	100 5 5 5 0 100 90	100 100 	ns n
Head Cy trac tAA tACS tCLZ1,2(1) tOE tOLZ(1) tCHZ(1) tOHZ(1) tOHZ(1) Write Cy tWC tCW tAW tAS	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output in Low Z Chip Select to Output in Low Z Chip Select to Output in High Z Output Disable to Output in High Z Output Hold from Address Change Chip Select to Power-Up Time Chip Deselect to Power-Down Time ycle Write Cycle Time Chip Select to End of Write Address Valid to End of Write	50 		60 — 5 — 5 — 5 — 60 — 55 — 5 5 5 5 5 5 5 5 5	Max.	Min. 70 5 5 5 70 65 65	Max.	85 5 5 5 0 85 75 75	Max.	100 	100 100 	ns n
Head Cy trac tAA tACS tCLZ1,2(1) tOE tOLZ(1) tCHZ(1) tOHZ(1) tOHZ(1) tOHZ(1) tVPU(1) tVPU(1) tWrite Cy twc tAW tAS tWP	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output in Low Z Chip Select to Output in Low Z Chip Select to Output in High Z Output Disable to Output in High Z Output Disable to Output in High Z Output Hold from Address Change Chip Select to Power-Up Time Chip Deselect to Power-Down Time ycle Write Cycle Time Chip Select to End of Write Address Valid to End of Write Address Set-up Time Write Pulse Width	50 	50 50 50 30 20 20 50	60 — 5 — 5 — 5 — 60 — 55 — 5 5 5 5 5 5 5	Max.	Min. 70 5 5 5 5 5 65 6	Max.	85 5 5 5 0 85 75 75 75	Max.	100 	100 100 	ns n
Head Cy tric tAA tACS tCLZ1,2(1) tOE tOLZ(1) tCHZ(1) tOHZ(1) tOH(1) tPD(1) Write Cy tric tAW tAS tWP tWR	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output in Low Z Chip Select to Output in Low Z Chip Select to Output in High Z Output Disable to Output in High Z Output Disable to Output in High Z Output Hold from Address Change Chip Select to Power-Up Time Chip Deselect to Power-Down Time yole Write Cycle Time Chip Select to End of Write Address Valid to End of Write Address Set-up Time Write Pulse Width Write Recovery Time	50 	50 50 30 	60 — 5 — 5 — 5 0 — 60 55 55 5 5 50	Max.	Min. 70 5 5 5 5 0 70 65 65 5 60	Max.	85 	Max.	100 	100 100 	ns n
Head Cy trac tAA tACS tCLZ1,2(1) tOE tOLZ(1) tOHZ(1) tOHZ(1) tOHY tPD(1) Write Cy tWC tAW tAS tWP tWR tWHZ(1)	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output in Low Z Chip Select to Output in Low Z Chip Select to Output in High Z Output Disable to Output in High Z Output Disable to Output in High Z Output Hold from Address Change Chip Select to Power-Up Time Chip Deselect to Power-Down Time ycle Write Cycle Time Chip Select to End of Write Address Valid to End of Write Address Set-up Time Write Pulse Width Write Recovery Time Write Enable to Output in High Z	50 	50 50 50 30 20 20 50	60 — 5 — 5 — 5 0 — 60 55 55 5 5 5 5 5 5 5 5 5	Max.	Min. 70 5 5 5 0 70 65 65 5 60 5	Max.	85 	Max.	100 	100 100 	ns n
Head Cy trac tAA tACS tCLZ1,2(1) tOE tOLZ(1) tOH tPD(1) tPD(1) tWrite Cy tAW tAS tWP tWR tWHZ(1)	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output in Low Z Chip Select to Output in Low Z Chip Select to Output in High Z Output Disable to Output in High Z Output Disable to Output in High Z Output Hold from Address Change Chip Select to Power-Up Time Chip Deselect to Power-Down Time yole Write Cycle Time Chip Select to End of Write Address Valid to End of Write Address Set-up Time Write Pulse Width Write Recovery Time Write Enable to Output in High Z Data to Write Time Overlap	50 5 5 5 0 5 0 5 45 45 5 40 5 20	50 50 30 	60 — 5 — 5 — 5 0 — 60 55 55 5 5 5 5 5 5 — 60 5 5 — 60 5 5 5 5 5 5 5 6 5 6 6 6 6 6 6 6 6 6	Max.	Min. 70 5 5 5 5 0 70 65 65 5 60 5	Max.	85 	Max.	100 		ns n
Head Cy trac tAA tACS tCLZ1,2(1) tOE tOLZ(1) tOHZ(1) tOHZ(1) tOHY tPD(1) Write Cy tWC tAW tAS tWP tWR tWHZ(1)	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output in Low Z Chip Select to Output in Low Z Chip Select to Output in High Z Output Disable to Output in High Z Output Disable to Output in High Z Output Hold from Address Change Chip Select to Power-Up Time Chip Deselect to Power-Down Time ycle Write Cycle Time Chip Select to End of Write Address Valid to End of Write Address Set-up Time Write Pulse Width Write Recovery Time Write Enable to Output in High Z	50 	50 50 30 	60 — 5 5 — 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	Max.	MIn. 70 5 5 0 70 65 65 5 60 5 30	Max.	85 	Max.	100 		ns n


^{1.} This parameter guaranteed by design but not tested.

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$

2656 drw 04




TIMING WAVEFORM OF READ CYCLE NO. 3 $^{(1,3,4)}$




NOTES:

- WE is High for Read Cycle. 1.
- 2. Device is continuously selected, CS = VIL
- 3. Address valid prior to or coincident with CS transition low.
 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter guaranteed by design, but not tested.



TIMING WAVEFORM OF WRITE CYCLE NO. 2 $\overline{(\text{CS})}$ CONTROLLED TIMING) $^{(1,2,3,5)}$



NOTES:

- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twr) of a low CS and a low WE.

 3. twn is measured from the earlier of CS or WE going high to the end of the write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state. 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter guaranteed by design, but not tested.
- 7. During a WE controlled write cycle, write pulse (twp > twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

TRUTH TABLE


Mode	<u>cs</u>	ŌΕ	WE	Output	Power
Standby	Н	Х	Х	High Z	Standby
Read	L	L	Н	Dout	Active
Read	L	Н	Н	High Z	Active
Write	L	Х	L	Din	Active

CAPACITANCE (TA = +25°C, f = 1.0MHz)

	Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
	CIN(D)	Input Capacitance (data)	Vin = 0V	35	50	рF
-	CIN(AC1)	Input Capacitance (A0-14, OE, WE)	VIN = 0V	35	50	pF
	CIN(AC2)	Input Capacitance (A15-16, CS)	Vout = 0V	_	14	pF
	Соит	Output Capacitance	Vout = 0V	35	50	рF

NOTE:

ORDERING INFORMATION



2656 Drw 09

^{1.} This parameter is guaranteed by design but not tested.