

μ PD9601AD/9602AD CMOS PCM CODEC-FILTER COMBINATION

February 1988

Description

The μ PD9601AD and μ PD9602AD are PCM codec-filter combo chips, A-law and μ -law compatible, respectively. These monolithic CMOS LSIs include phase-locked loops (PLL) that derive internal signal processing clocks from the transmit and receive frame sync clock inputs.

Features

- ☐ Transmit input operational amplifier
- ☐ Transmit active lowpass filter and switched-capacitor bandpass filter
- ☐ Autozero circuit
- \square Receive unbalanced 600- Ω output power amplifier
- ☐ Receive switched-capacitor lowpass filter
- ☐ Digital serial I/O interface circuit
- \square A-law (9601AD) and μ -law (9602AD) companding
- ☐ Precision reference voltage circuit
- ☐ Synchronous or asynchronous operation
- ☐ Data rate, 64 kb/s to 2.048 Mb/s
- ☐ Low power dissipation
 - 50 mW normal mode
 - 5 mW power-down or standby mode
- ☐ 16-pin ceramic DIP

Ordering Information

Part No.	Companding	Package Type
μPD9601AD	A-law	16-pin ceramic DIP (300 mil)
μPD9602AD	μ-law	

Pin Configuration

16-Pin Ceramic DIP (300 mil)


A et 7		
Ain + ☐ 1 An = ☐ 2	15 Dx	
GS _X □ 3	14 PDN/BS	
AGND 4	13 DGND	
Ао∪т □ 5	12 🗖 FS _X	
<u> </u>	11 🗇 FS _R	
V _{DD} □ 7	10 ☐ CLK _X	
D _R □ 8	9 ☐ CLK _R	

Pin Identification

Pin No.	Symbol	Function
1	A _{IN+}	Transmit analog input; noninverting input to opamp.
2	A _{IN} —	Transmit analog input; inverting input to opamp.
3	GSX	Transmit opamp external gain setting resistor.
4	AGND	Analog ground; no internal connection to digital ground.
5	A _{0UT}	Receive analog output from power amplifier; unbalanced 600 $\Omega_{\rm c}$
6	LOOP	Input control for analog loopback test. TTL level; internal pullup. An open or connection to V _{SS} disables loopback.
7	V _{DD}	Positive 5-volt power supply (+5 ± 0.25).
8	DR	Receive PCM data input; TTL level.
9	CLK _R	Receive data clock input, 64 kHz to 2.048 MHz; TTL level. For CLK_X , either synchronous or asynchronous operation can be used; however, for FS_R , only synchronous operation can be used.
10	CLK _X	Transmit data clock input, 64 kHz to 2.048 MHz; TTL level. For CLK_R , either synchronous or asynchronous operation can be used; however, for FS_χ , only synchronous operation can be used.
11	FS _R	Receive frame sync clock input. TTL level; internal pullup.
12	FSχ	Transmit frame sync clock input. TTL level; internal pullup.
13	DGND	Digital ground; no internal connection to analog ground.
14	PDN/BS	Control input for power-down (9601AD, 9602AD) and bit steal (9602AD); TTL level. On 9601AD, a low level initiates power-down. On 9602AD, the low level must be maintained for more than seven frames; a low-to-high or high-to-low transition within six frames activates bit steal.
15	D _X	Transmit PCM data output (open drain).
16	V _{SS}	Negative 5-volt power supply (-5 ± 0.25).
		Negative 5-volt power supply (-5 ±0.25).



Block Diagram



Operational Description

Power-Up

The μ PD9601AD and μ PD9602AD have internal reset circuits that protect other devices on the PCM highway during the power-up sequence. For about 5 ms after power is applied, digital output D_X is held in a high-impedance state. Analog circuits such as filters, sample-and-hold, and D/A converters begin functioning after a 15-ms settling period.

Power-Down Mode

Setting the \overline{PDN}/BS pin to TTL low level initiates the power-down mode. Digital output D_X goes to high-impedance state and all circuits are disabled except the power-down controller, data clocks, frame sync buffers, and PLLs.

A TTL high level on the PDN/BS pin restores normal operation after the same delays as in power-up, but without the PLL lock-in time.

Standby Mode

In standby mode, each section is powered down independently by an open circuit or a TTL low level on FS_X (transmit section) or FS_R (receive section).

PCM Data Transmission

As shown in the transmit 1 timing waveform, if FS_X is high at the rising edge of CLK_X , the MSB of the channel PCM word is output at the D_X pin. Similarly, bits 2 through 8 are output at the next seven rising edges of CLK_X , after which the D_X pin is restored to the high-impedance state.

The transmit 2 timing waveform shows the condition in which CLK_X leads FS_X . In either transmit 1 or transmit 2, the overlapping high-level width of the two clocks is at least 100 ns.

The receive timing waveforms are similar to the transmit timing waveforms except data is clocked in and latched on the falling edge of CLK_B.



Bit Stealing, µPD9602AD Only

Over a I2-frame interval, in frames 1-5 and 7-11, the receive section decodes the vf information in the 8-bit channel pcm words. In signaling frames 6 and 12, the LSB (bit 8) is assigned to convey the channel signaling state. (Bit 8 is "stolen," leaving just 7 bits for vf information.) Although the μ PD9602AD does not have a channel signaling interface, it performs 7-bit vf decoding in signaling frames 6 and 12. Design of the D/A converter minimizes the deterioration of gain tracking and signal-to-distortion characteristics resulting from 7-bit vf transmission in one frame out of every six.

To activate bit stealing, the associated digital equipment applies a control signal to the PDN/BS pin. As shown in the receive timing waveforms, the BS signal is low and high in alternate signaling frames. In the next time slot after bit 8 of each channel pcm word in signaling frames, a pulse in the BS signal tells the decoder to ignore bit 8 and decode bits 1-7.

If the signal on the \overline{PDN}/BS pin is a low level for more than seven frames, the $\mu PD9602AD$ goes into the power-down mode.

Analog Loopback Test


Setting the \overline{LOOP} pin to TTL low level establishes the analog loopback test mode in which vf receive is looped to vf transmit internally. A 0-dBm0 digital tone input at D_R should emerge as a 0-dBm0 digital tone output at D_X .

The $\overline{\text{LOOP}}$ pin, which is pulled up internally, should be left open or connected to V_{SS} when the channel is not in this test mode.

Transmit Gain

Figure 1 shows the transmit opamp connected in the noninverting mode and gives formulas for voltage gain A_V and load resistance $R_L.$ By selecting the values of resistors R1 and R2, voltage gain can be set between 0 and 15 dB. Load resistance should be 10 k Ω to 20 k Ω , and load capacitance C_L should be less than 100 pF.

Figure 1. Transmit Gain Setting



Ground

In the board layout, the AGND and DGND pins should be connected together and tied to the analog ground bus beneath the chip at the midpoint between the two pins.

Power-Up Sequence

In the power-up process, the two power pins and two ground pins should be activated in one of the five sequences listed below.

- V_{SS}, AGND, DGND, V_{DD}
- V_{SS}, AGND-DGND, V_{DD}
- V_{SS}, V_{DD}, AGND-DGND
- V_{DD}, V_{SS}, AGND-DGND
- AGND-DGND, V_{SS}, V_{DD}

Absolute Maximum Ratings

 $T_{\Delta} = +25 \,^{\circ}\text{C}; V_{DG} = V_{AG} = 0$

Parameter	Symbol	Rating	Conditions	
Supply voltage	V _{DD}	−0.3 to +7.0 V		
	V _{SS}	−7.0 to +0.3 V		
Analog input voltage	V _{AIN}	$V_{SS} - 0.3$ to $V_{DD} + 0.3$ V	Pins A _{IN+} , A _{IN} -, GS _X , GS _R	
Digital input voltage	V _{DIN}	-0.3 to $V_{DD} + 0.3 V$		
Voltage applied to digital output pin D _X	V _{DOUT}	-0.3 to $V_{DD} + 0.3$ V		
Power dissipation	P _T	500 mW		
Operating temperature	T _{OPT}	0 to +70°C		
Storage temperature	T _{STG}	65 to +150°C		
Soldering temperature	T _{SOLD}	+260°C	Less than 10 seconds	

μ PD9601AD/9602AD



Recommended Operating Conditions $T_A = 0 \text{ to } +70 \,^{\circ}\text{C}; \ V_{DD} = +5.0 \text{ V} \pm 0.25 \text{ V}; \ V_{SS} = -5.0 \text{ V} \pm 0.25 \text{ V}; \ V_{DG} = V_{AG} = 0 \text{ (Note 1)}$

			•	Test		
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Power						
Supply voltage	V _{DD}	+4.75	+5.00	+5.25	٧	
	V _{SS}	-5.25	-5.00	-4.75	٧	
Analog				•		
Transmit amplifier						
Input analog voltage	V_{AX}	-3.0		3.0	٧	Pin A _{IN+}
Gain setting range	GR _{AX}	0		15	dB	
Load resistance	RL _{AX}	10			kΩ	Pins GS _X , A _{IN} — (Note 2)
Load capacitance	CL _{AX}			100	pF	
Receive amplifier						
Load resistance	RLAR	600	160		Ω	
Load capacitance	CL _{AR}			100	pF	
Digital						
nput at digital pins						
Low voltage	V _{IL}	0		0.8	٧	
High voltage	V _{IH}	2.0		V_{DD}	٧	
Clock						
Data clock frequency	f _{CLK} (1/t _{CY})	64		2048	kHz	
Data clock width	tclk	200			ns	
Frame synchronous clock Frequency	f _S		8.0		kHz	
High-level width	twns	200			ns	
Low-level width	twls	8			μS	
Frame sync clock and data clock, overlapping high-level width	twhsc	100			ns	
Clock rise time	t _R			50	ns	
Clock fall time	t _F			50	ns	
Synchronous timing margin	t _{CSD1}			100	ns	
	t _{CSD2}	40		-	ns	
O _R setup time	t _{DSR}	65			ns	Note 3
D _R hold time	t _{DHR}	120			ns	
BS setup time	t _{BSR}	200			ns	
BS hold time	t _{BHR}	200			ms	

Notes:

- (1) Pins AGND and DGND should be connected together close to the device's analog ground pin.
- (2) Pins GS_X and $A_{IN-should}$ be connected together if the input gain is 0 dB.
- (3) The rise/fall time of the digital input and clock signals used in timing tests is about 5 ns.



DC Characteristics

 $T_A=0$ to $+70\,^{\circ}\text{C}$; $V_{DD}=+5.0$ V ±0.25 V; $V_{SS}=-5.0$ V ±0.25 V; $V_{DG}=V_{AG}=0$; $f_{CLKR}=f_{CLKX}=2048$ kHz All outputs are unloaded unless otherwise specified.

			Limits			Test Conditions
Parameter	Symbol	Min	Тур	Max	Unit	
Power						
Normal operating current	I _{DD}		5.0	10.0	mA	
	IIssI		5.0	10.0	mA	
Power-down current	I _{DDPD1}			1.0	mA	100 ms after PDN is set to low
	SSPD1			0.2	mA	
Standby current	I _{DDPD2}			1.0	mA	100 ms after FS_X and FS_R are set to low
	IISSPD21			0.2	mA	
Digital Interface	,					
Digital input current	l _{ID}	-10		10	μΑ	Pins \overline{PDN}/BS , D_R , CLK_X , CLK_R ; $V_{DIN}=0$ to V_{DD}
Pullup current	I _{IL}	-100	-4	-0.5	μΑ	Pins FS_X , FS_R , \overline{LOOP} ; $V_{DIN} = 0 V$
Digital output leakage current	ال	-10		10	μΑ	Pin D_X ; $V_{DIN} = 0$ to V_{DD}
Output low voltage	V _{OL}			0.4	٧	Pin D _X ; R _L = 500 Ω ; I _{OL} = 0.8 mA
Output high voltage	V _{OH}	$V_{DD} - 0.3$			٧	Pin D _X ; I _{OH} ≤ 150 <i>μ</i> A
Digital output capacitance	C _{OD}			15	pF	f = 1 MHz
Digital input capacitance	C _{ID}			10	pF	
Transmit Amplifier						
Input leakage current	IB	-10	0	10	μΑ	Pins A_{IN+} , A_{IN-} ; $V_{AIN} = -3.0$ to 3.0 V
Input resistance	R _{IN}	50			kΩ	f = 1 MHz
Input offset voltage	V ₁₀	-500		500	mV	Pin A _{IN+}
Output offset voltage	V _{OG}	-50		50	mV	Pin GS_X ; $R_L = 10 \text{ k}\Omega$
Maximum output voltage	V _{OM}	-3.0		3.0	٧	
Input capacitance	CAIN			10	pF	
Receive Power Amplifier						
Output offset voltage	V _{OA}	-50		50	mV	Pin A _{OUT} ; D _R = +0 code
Maximum output voltage	V _{OM}	-2.5	<u> </u>	2.5	٧	$R_L \ge 600 \Omega$
Output resistance	R _{ORR}		1		Ω	

μ PD9601AD/9602AD



AC Characteristics


 $T_A = 0$ to +70 °C; $V_{DD} = +5.0$ V ± 0.25 V; $V_{SS} = -5.0$ V ± 0.25 V; $V_{DG} = V_{AG} = 0$; $f_{CLKR} = f_{CLKX} = 2048$ kHz; $R_L = 500$ Ω; $C_L = 165$ pF; $I_{OL} = 0.8$ mA; $I_{OH} \le 150$ μA

			Limits			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Data enable time 1	t _{DZX1}			170	ns	Pin D_X ; from FS_X to D_X
Data enable time 2	t _{DZX2}			170	ns	Pin D_X ; from CLK_X to D_X
Data delay time	t _{DDX}		·	180	ns	Pin D _X
Data hold time	t _{HZX}		50		ns	Pin D _X

Transmission Characteristics, μ PD9601AD T_A = +25 °C; V_{DD} = +5.0 V ±0.25 V; V_{SS} = -5.0 V ±0.25 V; V_{DG} = V_{AG} = 0 Analog input signal level V_{IN} = 0 dBm0 (f = 820 Hz); analog input gain = 0 dB; digital input signal level = 0 dBm0 (f = 820 Hz)

	· - · ·					
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Zero Transmission Level	Point					
Transmit	0TLP _X		+4.02		dBm	
Receive	0TLP _R		+4.02		dBm	
Gain						
Transmit gain tolerance	G _X	-0.1		+0.1	dB	Referenced to $0TLP_X$; $V_{DD} = +5 V$; $V_{SS} = -5 V$
Receive gain tolerance	GR	-0.1		+0.1	dB	Referenced to $0TLP_R$; $V_{DD} = +5 \text{ V}$; $V_{SS} = -5 \text{ V}$
G _X variation with temperature and power supply	ΔGχ	-0.2		+0.2	dB	$T_A = 0 \text{ to } +70 ^{\circ}\text{C}$
G _R variation with temperature and power supply	ΔG _R	-0.2		+0.2	dB	
Gain Tracking Variation of gain with input level						
Transmit gain tracking CCITT G.714, Method 2	GTX	-0.2		+0.2	dΒ	+3 to -40 dBm0
		-0.4		+0.4	dB	-40 to -50 dBm0
		-0.8		+0.8	dB	-50 to -55 dBm0
CCITT G.714, Method 1	GTX		0.0		dB	-10 to -40 dBm0
			0.0		dB	-40 to -50 dBm0
			0.0		dB	-50 to -55 dBm0

D_X Output Measurement







Transmission Characteristics, μ PD9601AD (cont)

			Limits			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Gain Tracking (cont)						
Receive gain tracking	^ -			100	4D	1.2 to 40 dPm0
CCITT G. 714, Method 2	GT _R	-0.2		+0.2	dB	+3 to -40 dBm0
				+0.4	dB	-40 to -50 dBm0
		-0.8		+0.8	dB	-50 to -55 dBm0
CCITT G.714, Method 1	GT _R		0.0		dB	-10 to -40 dBm0
			0.0		dB	-40 to -50 dBm0
			0.0		dB	-50 to -55 dBm0
Frequency Response Gain relative to gain at 820 Hz						
Transmit section	G _{RX1}			-24	dB	60 Hz
	G _{RX2}	-2.0		0	dB	200 Hz
	G _{RX3}	-0.15		+0.15	dB	0.3 to 3.0 kHz
	G _{RX4}	-0.65		+0.15	dB	3.2 kHz
	G _{RX5}	-0.8		0	dB	3.4 kHz
	G _{RX6}			-6.5	dB	3.78 kHz
Receive section	G _{RR1}	-0.15		+0.15	dB	0 to 3.0 kHz
	G _{RR2}	-0.65		+0.15	dB	3.2 kHz
	G _{RR3}	-0.8		0	dB	3.4 kHz
	G _{RR4}			-6.5	dB	3.78 kHz
Noise				A - 4.5		
Transmit section	N _{XP}			-80	dBm0p	A _{IN+} is grounded to AGND; input amplifier gain = 0 dB
Receive section	N _{RP}			-80	dBm0p	D _R = +0 code
Single-frequency noise	N _{SF}			-50	dBm0	End-to-end testing; CCITT G.712 4.2
Crosstalk, transmit to receive	CT _{TR}			65	dB	A _{IN+} = 0 dBm0, 820 Hz; D _R = lowest positive decode level
Crosstalk, receive to transmit	CT _{RT}			65	dB	A _{IN+} is grounded to AGND; D _R = 0-dBm0, 820-Hz digital input
Power supply rejection f = 0.3 to 3 kHZ	PSRR ₁	30			dB	±100-mV zero-to-peak signal
f = 3 to 4 kHz	PSRR ₂	30			dB	on V _{DD} or V _{SS}
f = 4 to 50 kHz	PSRR ₃	30			dB	

$\mu \textbf{PD9601AD/9602AD}$



Transmission Characteristics, μ PD9601AD (cont)

			Limits			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Distortion						
Transmit signal-to- distortion ratio					-	
CCITT G.714, Method 2	SD _X	36			dB	0 to -30 dBm0
		31			dB	-30 to -40 dBm0
		26			dB	-40 to -45 dBm0
CCITT G.714, Method 1	SD _X		37		dB	−6 to −27 dBm0
			35		dB	-27 to -34 dBm0
			30		dB	34 to40 dBm0
			15		dB	-40 to -55 dBm0
Receive signal-to- distortion ratio						
CCITT G.714, Method 2	SD _R	36			dB	0 to -30 dBm0
		31			dB	-30 to -40 dBm0
		26			dB	-40 to -45 dBm0
CCITT G.714, Method 1	SDR		37		dB	-6 to −27 dBm0
			35		dB	-27 to -34 dBm0
			30		dB	-34 to -40 dBm0
		-	15		dB	-40 to -55 dBm0
Intermodulation distortion, end-to-end						
CCITT G.712 (7.1)	IMD ₁			-38	dB	
CCITT G.712 (7.2)	IMD ₂			-52	dBm0	
Absolute delay, A _{IN} to A _{OUT}	D _A			480	μs	
Group delay, A _{IN} to A _{OUT}	D ₀			1.40	ms	500 Hz
				0.70	ms	600 Hz
				0.20	ms	1000 Hz
				0.20	ms	2600 Hz
		**		1.40	ms	2800 Hz



Transmission Characteristics, μ **PD9602AD** $T_A = +25$ °C; $V_{DD} = +5.0$ V ± 0.25 V; $V_{SS} = -5.0$ V ± 0.25 V; $V_{DG} = V_{AG} = 0$; Analog input signal level $V_{IN} = 0$ dBm0 (f = 1020 Hz); analog input gain = 0 dB; digital input signal level = 0 dBm0 (f = 1020 Hz)

		Limits					
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions	
Zero Transmission Level	Point						
Transmit	0TLP _X		+3.99		dBm		
Receive	0TLP _R		+3.99		dBm		
Gain							
Transmit gain tolerance	GX	-0.1		+0.1	dB	Referenced to $0TLP_X$; $V_{DD} = +5 \text{ V}$; $V_{SS} = -5 \text{ V}$	
Receive gain tolerance	GR	-0.1		+0.1	dB	Referenced to $OTLP_R$; $V_{DD} = +5 \text{ V}$; $V_{SS} = -5 \text{ V}$	
G _X variation with temperature and power supply	ΔGχ	-0.2		+0.2	dB	$T_A = 0 \text{ to } +70 \text{ °C}$	
G _R variation with temperature and power supply	ΔG _R	-0.2		+0.2	dB		
Gain Tracking Variation of gain with input lev	/el						
Transmit gain tracking	GTX	-0.2		+0.2	dB	+3 to -40 dBm0	
		-0.4		+0.4	dB	-40 to -50 dBm0	
		-0.8		+0.8	dB	−50 to −55 dBm0	
Receive gain tracking	GTR	-0.2		+0.2	dB	+3 to -40 dBm0	
		-0.4		+0.4	dB	-40 to -50 dBm0	
		-0.8		+0.8	dB	-50 to -55 dBm0	
Frequency Response Gain relative to gain at 1020 H	lz						
Transmit section	G _{RX1}			-24	dB	60 Hz	
	G _{RX2}	2.0		0	dB	200 Hz	
	G _{RX3}	-0.15		+0.15	dB	0.3 to 3.0 kHz	
	G _{RX4}	-0.65		+0.15	dB	3.2 kHz	
	G _{RX5}	-0.8		0	dB	3.4 kHz	
	G _{RX6}			 6.5	dB	3.78 kHz	
Receive section	G _{RR1}	-0.15		+0.15	dB	0. to 3.0 kHz	
	G _{RR2}	-0.65		+0.15	dB	3.2 kHz	
	G _{RR3}	-0.8		0	dB	3.4 kHz	
	G _{RR4}			-6.5	dB	3.78 kHz	






Transmission Characteristics, μ PD9602AD (cont)

			Limits				
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions	
Noise		·					
Transmit section	N _{XC}			16	dBrnc0	A_{IN+} is grounded to AGND; input amplifier gain = 0 dE	
Receive section	N _{RC}			10	dBrnc0		
Single-frequency noise	N _{SF}			-50	dBm0	End-to-end testing; CCITT G.712 4.2	
Crosstalk, transmit to receive	CT _{TR}			-65	dB	$A_{IN+}=0$ dBm0, 1020 Hz; $D_R=$ lowest positive decode level	
Crosstalk, receive to transmit	CT _{RT}			-6 5	dB	A_{IN+} is grounded to AGND; $D_R = 0$ -dBm0, 1020-Hz digital input	
Power supply rejection f = 0.3 to 3 kHz	PSRR ₁	30			dB	±100-mV zero-to-peak signal on V _{DD} or V _{SS}	
f = 3 to 4 kHz	PSRR ₂	20			dB		
f = 4 to 50 kHz	PSRR ₃	30			dB		
Distortion							
Transmit signal-to-	SD _X	36			dB	0 to -30 dBm0	
distortion ratio, CCITT, G.714, Method 2		31			dB	-30 to -40 dBm0	
		26			dB	-40 to -45 dBm0	
Receive signal-to-	SDR	36			dB	0 to -30 dBm0	
distortion ratio CCITT G.714, Method 2		31			dB	-30 to -40 dBm0	
		26			dB	-40 to -45 dBm0	
Intermodulation distortion	IMD ₁			-38	dB	End-to-end measurement; CCITT G.712 (7.1)	
	IMD ₂			-52	dBm0	End-to-end measurement; CCITT G.712 (7.2)	
Absolute delay, A _{IN} to A _{OUT}	D _A	·		480	μS		
Group delay, A _{IN} to A _{OUT}	D _O			1.40	ms	500 Hz	
				0.70	ms	600 Hz	
				0.20	ms	1000 Hz	
				0.20	ms	2600 Hz	
				1.40	ms	2800 Hz	




Timing Waveforms


Timing Measurement Points



Transmit Timing 1




Transmit Timing 2






Timing Waveforms (cont)

Receive Timing 1




Receive Timing 2





Package Drawing

16-Pin Ceramic DIP (300 mil)











401 Ellis Street P.O. Box 7241 Mountain View, CA 94039

TEL 415-960-6000 TWX 910-379-6985

●1988 NEC Electronics Inc./Printed in U.S.A.

For Literature Call Toll Free: 1-800-632-3531

1-800-632-3532 (In California)

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.

NECEL-001035 STOCK NO. 220208

