


Dual Supply Level Translator for SD/ MINISD/ T-FLASH With $\pm 8\text{kV}$ Contact Discharge ESD Protection

Preliminary Data

Features

- HIGH SPEED: $t_{PD} = 4.4\text{ns}$ (Typ.) at $T_A = 85^\circ\text{C}$
 $V_{CCB} = 2.7\text{V}$ $V_{CCA} = 1.8\text{V}$
- LOW POWER DISSIPATION:
 $I_{CCA} = I_{CCB} = 5\mu\text{A}$ (MAX.) AT $T_A = 85^\circ\text{C}$
- BALANCED PROPAGATION DELAYS:
 $TPLH \approx TPHL$
- POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
- 26Ω SERIES RESISTOR ON A SIDE
- EMI FILTER ON B SIDE
- INTEGRATED PULL-UP AND PULL-DOWN RESISTOR ON B SIDE
- OPERATING VOLTAGE RANGE:
 - V_{CCA} (OPR) = 1.4V to V_{CCB}
 - V_{CCB} (OPR) = 1.4V to 3.6V
- LATCH-UP PERFORMANCE EXCEEDS 500mA (JESD17)
- ESD PROTECTION FOR CARD SIDE (B PORT, CD and WP pins) $\pm 8\text{kV}$, IEC 61000-4-2 ESD OR CONTACT DISCHARGE:
HBM > $\pm 15\text{kV}$ (MIL STD 883 method 3015);
- ESD PROTECTION FOR A-PORT:
HBM > $\pm 2\text{kV}$ (MIL STD 883 method 3015);
- RoHS Compliant for $\mu\text{TFBGA25}$ Package



Description

The ST6G3238E is a dual supply low voltage CMOS Level Translator for SD/ MiniSD/ T-Flash fabricated with sub-micron silicon gate and five-layer metal wiring C²MOS technology. Designed for use as an interface between a 3.3V bus and a 2.5V or 1.8V bus in a mixed 3.3V/1.8V, 3.3V/2.5V and 2.5V/1.8V supply systems, it achieves high speed operation while maintaining the CMOS low power dissipation. The A port is designed to track V_{CCA} . The B port is designed to track V_{CCB} .

This device is intended for two-way asynchronous communication between data buses and the direction of data transmission is determined by CMD-dir/ DATA0-dir/ DAT123-dir inputs. The B-port interfaces with the 3V bus, the A-port with the 2.5V and 1.8V bus.

All inputs are equipped with protection circuits against static discharge, giving them $\pm 2\text{kV}$ (on A-side except CD and WP pins) and $\pm 15\text{kV}$ on (B side, CD and WP pins) ESD immunity and transient excess voltage. See the section on integrated ESD protections and resistors for more information.

Order Codes

Part Number	Package	Tape and Reel
ST6G3238E	TSSOP24	ST6G3238ETTR
ST6G3238E	$\mu\text{TFBGA25}$	ST6G3238ETBR

Rev. 1
1/17

December 2005

This is preliminary information on a new product in development or undergoing evaluation.
Details are subject to change without notice.

www.st.com

Contents

1	Logic Diagram	3
2	Pin Connection and Function	4
2.1	Pins Function	5
3	Summary Description	6
4	Maximum Rating	7
5	DC and AC Parameters	8
6	I/O and Test Circuit	11
7	Waveforms	12
8	Mechanical Data	13
9	Revision History	16

1 Logic Diagram

Figure 1. Block Diagram




Table 1. Integrated ESD protection and resistor on B-Side


Resistors	Value	Bi-directional Zener diodes	
R1, R2, R3, R4, R5, R6	40Ω	Vbr min.	14V @ 1mA
Tolerance	±20%	Line capacitance	< 20 pF
R10, R11, R12	70kΩ		
R9	15kΩ		
R7	470kΩ		
Tolerance	±30%		

Table 2. Integrated pull-up resistors on WP and CD pins on A-Side

Resistors	Value
R13	100kΩ
R14	100kΩ
Tolerance	±30%

2 Pin Connection and Function

Figure 2. Pin Connection (top through view for µTFBGA and TSSOP)



2.1 Pin Function

- CMD, Command is a bi-directional line. The host and card drivers are operating in push-pull.
- DAT0-3, Data lines are bi-directional lines. The host and the card drivers are operating in push-pull mode.
- CLK, Clock is a host to card signal. CLK operates in push-pull mode.
- Feedback (return) Clock is feedback clock signal from level shifter to host for controlling delays.
- CD, Card detect, pulls HIGH state of input to V_{CCA}. This pin is protected against ESD up to 8kV contact.
- WP, Write protect, pulls HIGH state of input to V_{CCA}. This pin is protected against ESD up to 8kV contact.

Table 3. Pin Description

μTFBGA Pin N°	TSSOP Pin N°	Type	Side	Symbol	Name and Function
A2	3	I	A-side	CMD-dir	Command direction HIGH = A to B LOW = B to A
D2	4	I/O	A-side	CMD.h	A-side Command
D4	22	I/O	B-Side	CMD	B-side Command
A3	1	I	A-Side	DAT0-dir	Data Direction HIGH = A to B (write) LOW = B to A (read)
D1	5	I/O	A-Side	DAT0.h	Data Input / Output
D5	21	I/O	B-Side	DAT0	Data Input / Output
E3	15	I	A-Side	DAT123-dir	Data Direction HIGH = A to B (write) LOW = B to A (read)
E1	6	I/O	A-Side	DAT1.h	Data Input / Output
A1	7	I/O	A-Side	DAT2.h	Data Input / Output
B1	8	I/O	A-Side	DAT3.h	Data Input / Output
E5	20	I/O	B-Side	DAT1	Data Input / Output
A5	19	I/O	B-Side	DAT2	Data Input / Output
B5	18	I/O	B-Side	DAT3	Data Input / Output
C1	10	I	A-Side	CLK.h	Clock Input
C5	17	O	B-Side	CLK	Clock Output
E2	9	O	A-Side	CLK-f	Clock Feedback
D3	23	-	A-Side	CD	Card Detect
E4	16	-	A-Side	WP	Write Protect
B3	2	-	A-Side	V _{CCA}	Power supply
B4	24	-	B-Side	V _{CCB}	Power supply
C3, C4	11, 14	-	-	GND	Ground (0V)
A4, B2, C2	12, 13	-	-	NC	No connect

3 Summary Description

Table 4. Truth Table

Function									OUTPUT
CMD-dir	DAT0-dir	DAT123-dir	CMD.h	CMD	DAT0.h	DAT0	DAT1.h DAT2.h DAT3.h	DAT1 DAT2 DAT3	
H	X	X	INPUT	OUTPUT	X	X	X	X	B = A
L	X	X	OUTPUT	INPUT	X	X	X	X	A = B
X	H	X	X	X	INPUT	OUTPUT	X	X	B = A
X	L	X	X	X	OUTPUT	INPUT	X	X	A = B
X	X	H	X	X	X	X	INPUT	OUTPUT	B = A
X	X	L	X	X	X	X	OUTPUT	INPUT	A = B

X = Don't care; Z = High Impedance

4 Maximum Rating

Stressing the device above the rating listed in the “Absolute Maximum Ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 5. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_{CCA}	Supply Voltage	-0.5 to 4.6	V
V_{CCB}	Supply Voltage	-0.5 to 4.6	V
V_I	DC Input Voltage	-0.5 to 4.6	V
$V_{I/OA}$	DC I/O Voltage (Output disabled)	-0.5 to 4.6	V
$V_{I/OB}$	DC I/O Voltage (Output disabled)	-0.5 to 4.6	V
$V_{I/OA}$	DC Output Voltage	-0.5 to $V_{CCA} + 0.5$	V
$V_{I/OB}$	DC Output Voltage	-0.5 to $V_{CCB} + 0.5$	V
I_{IK}	DC Input Diode Current	-20	mA
I_{OK}	DC Output Diode Current	-50	mA
I_{OA}	DC Output Current	± 50	mA
I_{OB}	DC Output Current	± 50	mA
I_{CCA}	DC V_{CC} or Ground Current	± 100	mA
I_{CCB}	DC V_{CC} or Ground Current	± 100	mA
P_D	Power Dissipation	400	mW
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (10 sec)	260	°C

Table 6. Recommended Operating Conditions

Symbol	Parameter	Value	Unit
V_{CCA}	Supply Voltage	1.4 to V_{CCB}	V
V_{CCB}	Supply Voltage	1.4 to 3.6	V
V_I	Input Voltage (CMD-dir/DAT0-dir/DAT123-dir)	0 to V_{CCA}	V
$V_{I/OA}$	I/O Voltage	0 to V_{CCA}	V
$V_{I/OB}$	I/O Voltage	0 to V_{CCB}	V
T_{op}	Operating Temperature	-40 to +85	°C
dt/dv	Input Rise and Fall Time ⁽¹⁾	0 to 10	ns/V

1. V_{IN} from 0.8V to 2.0V at $V_{CC} = 3.0V$

5 DC and AC Parameters

Table 7. DC Specification

Symbol	Parameter	Test Conditions			Value				Unit	
		V_{CCA} (V)	V_{CCB} (V)		$T_A = 25^\circ C$		$-40 \text{ to } 85^\circ C$			
					Min.	Max.	Min.	Max.		
V_{IH} (A port)	High Level Input Voltage	1.4-1.95	V_{CCA} to 3.6		0.65 V_{CCA}		0.65 V_{CCA}		V	
		1.95-2.7			1.7		1.7			
		2.7-3.6			2.0		2.0			
V_{IL} (A port)	Low Level Input Voltage	1.4-1.95	V_{CCA} to 3.6			0.35 V_{CCA}		0.35 V_{CCA}	V	
		1.95-2.7				0.7		0.7		
		2.7-3.6				0.8		0.8		
V_{IH} (B port)	High Level Input Voltage	1.4 to V_{CCB}	1.4-1.95		0.65 V_{CCB}		0.65 V_{CCB}		V	
		1.95-2.7			1.7		1.7			
		2.7-3.6			2.0		2.0			
V_{IL} (B port)	Low Level Input Voltage	1.4 to V_{CCB}	1.4-1.95			0.35 V_{CCB}		0.35 V_{CCB}	V	
		1.95-2.7				0.7		0.7		
		2.7-3.6				0.8		0.8		
V_{OH} (A port)	High Level Output Voltage	1.4-3.6	1.4-3.6	$I_{OH} = -100\mu A$	1.30				V	
		1.4	1.4	$I_{OH} = -1 \text{ mA}$	1.20					
		1.65	1.65	$I_{OH} = -2 \text{ mA}$	1.40					
		2.3	2.3	$I_{OH} = -4 \text{ mA}$	1.90					
		3	3	$I_{OH} = -8 \text{ mA}$	2.45					
V_{OL} (A port)	Low Level Output Voltage	1.4-3.6	1.4-3.6	$I_{OL} = 100\mu A$		0.10			V	
		1.4	1.4	$I_{OL} = 1 \text{ mA}$		0.20				
		1.65	1.65	$I_{OL} = 2 \text{ mA}$		0.25				
		2.3	2.3	$I_{OL} = 4 \text{ mA}$		0.40				
		3	3	$I_{OL} = 8 \text{ mA}$		0.55				
V_{OH} (B port)	High Level Output Voltage	1.4-3.6	1.4-3.6	$I_{OH} = -100\mu A$	1.10				V	
		1.4	1.4	$I_{OH} = -1 \text{ mA}$	1.05					
		1.65	1.65	$I_{OH} = -4 \text{ mA}$	1.20					
		2.3	2.3	$I_{OH} = -6 \text{ mA}$	1.75					
		3	3	$I_{OH} = -8 \text{ mA}$	2.30					

Note: All A-port I/Os and control inputs are powered by V_{CCA} . All B-port I/Os are powered by V_{CCB} .

Table 7. DC Specification

Symbol	Parameter	Test Conditions			Value				Unit	
		V _{CCA} (V)	V _{CCB} (V)		T _A = 25°C		-40 to 85°C			
					Min.	Max.	Min.	Max.		
V _{OL} (B port)	Low Level Output Voltage	1.4-3.6	1.4-3.6	I _{OL} = 100µA		0.20			V	
		1.4	1.4	I _{OL} = 1 mA		0.35				
		1.65	1.65	I _{OL} = 4 mA		0.45				
		2.3	2.3	I _{OL} = 6 mA		0.55				
		3	3	I _{OL} = 8 mA		0.70				
I _{IA}	Input Leakage Current for A- side	1.8	2.9	V _{IA} =V _{CC} or GND DIR=HIGH V _{CD} =V _{WP} =V CCA		±0.5		±5	µA	
I _{IB}	Input Leakage Current for B- side	1.8	2.9	V _{CLK.h} =V _{CCA} V _{CMD} = V _{CCB} V _{DAT0,DAT1,D} AT2=V _{CCB} V _{DAT3} =GND DIR=LOW V _{CD} =V _{WP} =V CCA		±0.5		±5	µA	
I _{CCA}	Quiescent Supply Current for A-side	1.65	3.6	V _{IA} =V _{CCA} or GND V _{CD} =V _{WP} =V CCA DIR=HIGH		0.5		5	µA	
		1.8	2.5							
		1.8	2.6							
		3.6	3.6							
I _{CCB}	Quiescent Supply Current for B-side	1.65	3.6	V _{CLK.h} =V _{CCA} or GND V _{IB} =OPEN DIR=LOW V _{CD} =V _{WP} =V CCA		0.5		5	µA	
		1.8	2.5							
		1.8	3.6							
		3.6	3.6							
I _{WP}	WP pin input Leakage Current	1.8	3.0	V _{IA} =V _{CCA} or GND DIR=HIGH V _{WP} =GND		36			µA	
I _{CD}	CD pin input Leakage Current	1.8	3.0	V _{IA} =V _{CCA} or GND DIR=HIGH V _{CD} =GND		36			µA	

Table 8. AC Electrical Characteristics ($f = 1\text{MHz}$, 50% duty cycle, $C_L = 30\text{pF}$, $R_L = 500\Omega$)

Symbol	Parameter	Test Condition $T_A = -40 \text{ to } 85^\circ\text{C}$						Unit	
		$V_{CCA} = 1.8 \pm 0.15\text{V}$		$V_{CCA} = 1.8 \pm 0.15\text{V}$		$V_{CCA} = 2.5 \pm 0.2\text{V}$			
		$V_{CCB} = 2.5 \pm 0.2\text{V}$		$V_{CCB} = 2.7 \pm 0.3\text{V}$		$V_{CCB} = 2.7 \pm 0.3\text{V}$			
		Min.	Max.	Min.	Max.	Min.	Max.		
t_{PLH}	Propagation Delay Time An to Bn	1.0	7.2	1.0	6.6	1.0	6.1	ns	
t_{PHL}	Propagation Delay Time Bn to An	1.0	8.1	1.0	7.5	1.0	5.0		
t_{OSLH}	t_{OSHL}	Output To Output Skew Time ⁽¹⁾⁽²⁾		0.5	0.5		0.5	ns	
t_{CDLH}	t_{CDHL}	Clock And Data Skew Time		0.5	0.5		0.5	ns	
f_{max}	Clock	From A to B		52	52		52	MHz	
		From B to A		52	52		52		
	Data	From A to B		52	52		52	Mbps	
		From B to A		52	52		52		

- Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW ($t_{OSLH} = |t_{PLHm} - t_{PLLn}|$, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$)
- Parameter guaranteed by design.

Table 9. Output Slew Rate ($f = 1\text{MHz}$, 50% duty cycle, $CL=30\text{pF}$, $RL=500\Omega$)

Symbol	Parameter	From	To	Test Condition $T_A = -40 \text{ to } 85^\circ\text{C}$		Unit	
				$V_{CCA} = 1.8\text{V} \pm 0.15\text{V}$			
				Min.	Max.		
t_r	Rise Time	20%	80%		3	ns	
t_f	Fall Time	80%	20%		3	ns	

Table 10. Capacitance Characteristics

Symbol	Parameter	Test Condition			Value			Unit	
		V_{CCB} (V)	V_{CCA} (V)		$T_A = 25^\circ\text{C}$		$-40 \text{ to } 85^\circ\text{C}$		
					Min.	Typ.	Max.		
C_{INB}	Input Capacitance	open	open		9			pF	
$C_{I/OA}$	Input/Output Capacitance for A-SIDE	3.3	2.5		17			pF	
$C_{I/OB}$	Input/Output Capacitance for B-SIDE	3.3	2.5		33			pF	
$C_{PD}^{(1)}$	Power Dissipation Capacitance	3.3	2.5	$f = 10\text{MHz}$	29			pF	
		3.3	1.8		29				

- C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average current can be obtained by the following equation. $I_{CC}(\text{opr}) - C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/16$ (per circuit)

Note: $V_{IA} = \text{Input I/Os including CLK.h, CMD.h, DAT0.h, DAT1.h, DAT2.h, DAT3.h}$
 $= \text{Input I/Os including CMD, DAT0, DAT1, DAT2, DAT3}$

 V_{IB}

6 I/O and Test Circuit

Figure 3. Input and Output Equivalent Circuit




Figure 4. Test Circuit




Table 11. Test Values

Test	Switch
t_{PLH}, t_{PHL}	Open
t_{PZL}, t_{PLZ} ($V_{CC} = 3.0$ to $3.6V$)	6V
t_{PZL}, t_{PLZ} ($V_{CC} = 2.3$ to $2.7V$ or $V_{CC} = 1.6$ to $1.95V$)	$2V_{CC}$
t_{PZH}, t_{PHZ}	GND

7 Waveforms

Figure 5. Waveform - Propagation Delay ($f = 1 \text{ MHz}$, 50% duty cycle)




Table 12. Waveform Symbol Value

Symbol	V_{CC}		
	3.0 to 3.6V	2.3 to 2.7V	1.65 to 1.95V
V_{IH}	V_{CC}	V_{CC}	V_{CC}
V_M	1.5V	$V_{CC}/2$	$V_{CC}/2$
V_X	$V_{OL}+0.3V$	$V_{OL}+0.15V$	$V_{OL}+0.15V$
V_Y	$V_{OL}-0.3V$	$V_{OL}-0.15V$	$V_{OL}-0.15V$

Note: $C_L = 30\text{pF}$ or equivalent (includes jig and probe capacitance)

$R_L = R1 = 500\Omega$ or equivalent

$R_T = Z_{OUT}$ of pulse generator (typically 50Ω)

8 Mechanical Data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Table 13. μ TFBGA25 Mechanical Data

DIM.	mm.			mils		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A	1.0	1.1	1.16	39.4	43.3	45.7
A1			0.25			9.8
A2	0.78		0.86	30.7		33.9
b	0.25	0.30	0.35	9.8	11.8	13.8
D	2.9	3.0	3.1	114.2	118.1	122.0
D1		2			78.8	
E	2.9	3.0	3.1	114.2	118.1	122.0
E1		2			78.8	
e		0.5			19.7	
SE		0.25			9.8	



Figure 6. Package Dimensions

Table 14. TSSOP24 Mechanical Data

Dim Ref	Dimension (mm)		
	Min.	Typ.	Max
A			1.10
A1	0.05		0.15
A2		0.90	
b	0.19		0.30
C	0.09		0.20
D	7.70		790
E	4.3		4.50
e		0.65	
H	6.25		6.50
L	0.50		0.70
K	0°		8°

Figure 7. Package Dimensions

9 Revision History

Date	Revision	Description of Change
14-Nov-2005	1	First Release

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

