

---

# HM514405C Series

1,048,576-word × 4-bit Dynamic Random Access Memory

# HITACHI

---

## Description

The Hitachi HM514405C is a CMOS dynamic RAM organized 1,048,576-word × 4-bit. HM514405C has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514405C offers Extended Data Out (EDO) Page Mode as a high speed access mode. Multiplexed address input permits the HM514405C to be packaged in standard 300-mil 26-pin plastic SOJ and standard 300-mil 26-pin plastic TSOP II.

## Features

- Single 5 V (±10%)
- High speed
  - Access time: 60 ns/70 ns/80 ns (max)
- Low power dissipation
  - Active mode: 605 mW/550 mW/495 mW (max)
  - Standby mode: 11 mW (max)
- EDO page mode capability
- 1024 refresh cycles : 16 ms
- 3 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
- Test function

---

# HM514405C Series

---


## Ordering Information

Type No.	Access Time	Package
HM514405CS-6	60 ns	300-mil 26-pin plastic SOJ (CP-26/20D)
HM514405CS-7	70 ns	
HM514405CS-8	80 ns	
HM514405CTT-6	60 ns	300-mil 26-pin plastic TSOP II (TTP-26/20D)
HM514405CTT-7	70 ns	
HM514405CTT-8	80 ns	

---


Pin Arrangement

HM514405CS Series



(Top view)

HM514405CTT Series




(Top view)

Pin Description

Pin Name	Function
A0 to A9	Address input
A0 to A9	Refresh address input
I/O1 to I/O4	Data-in/Data-out
RAS	Row address strobe
CAS	Column address strobe
WE	Read/Write enable
OE	Output enable
V <sub>CC</sub>	Power (+5 V)
V <sub>SS</sub>	Ground

## Block Diagram



**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Supply voltage relative to $V_{SS}$	$V_{CC}$	-1.0 to +7.0	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

**Recommended DC Operating Conditions ( $T_a = 0$  to  $+70^\circ\text{C}$ )**

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	$V_{SS}$	0	0	0	V	
	$V_{CC}$	4.5	5.0	5.5	V	1
Input high voltage	$V_{IH}$	2.4	—	6.5	V	1
Input low voltage	$V_{IL}$	-1.0	—	0.8	V	1

Note: 1. All voltage referred to  $V_{SS}$ .

# HM514405C Series

## DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)

Parameter	Symbol	HM514405C						Unit	Test Conditions	Notes
		-6		-7		-8				
		Min	Max	Min	Max	Min	Max			
Operating current	I <sub>CC1</sub>	—	110	—	100	—	90	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling t <sub>RC</sub> = min	1, 2
Standby current	I <sub>CC2</sub>	—	2	—	2	—	2	mA	TTL interface $\overline{\text{RAS}}, \overline{\text{CAS}} = V_{\text{IH}}$ Dout = High-Z	
		—	1	—	1	—	1	mA	CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Dout = High-Z	
$\overline{\text{RAS}}$ -only refresh current	I <sub>CC3</sub>	—	110	—	100	—	90	mA	t <sub>RC</sub> = min	2
Standby current	I <sub>CC5</sub>	—	5	—	5	—	5	mA	$\overline{\text{RAS}} = V_{\text{IH}}$ , $\overline{\text{CAS}} = V_{\text{IL}}$ Dout = enable	1
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current	I <sub>CC6</sub>	—	110	—	100	—	90	mA	t <sub>RC</sub> = min	
EDO page mode current	I <sub>CC4</sub>	—	130	—	120	—	110	mA	t <sub>HPC</sub> = min	1, 3
Input leakage current	I <sub>LI</sub>	-10	10	-10	10	-10	10	μA	0 V ≤ Vin ≤ 7 V	
Output leakage current	I <sub>LO</sub>	-10	10	-10	10	-10	10	μA	0 V ≤ Vout ≤ 7 V Dout = disable	
Output high voltage	V <sub>OH</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V	High Iout = -2 mA	
Output low voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	Low Iout = 2 mA	

- Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.  
 2. Address can be changed twice or less while  $\overline{\text{RAS}} = V_{\text{IL}}$ .  
 3. Address can be changed once or less while  $\overline{\text{CAS}} = V_{\text{IH}}$ .

## Capacitance (Ta = 25°C, V<sub>CC</sub> = 5 V ± 10%)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C <sub>I1</sub>	—	5	pF	1
Input capacitance (Clocks)	C <sub>I2</sub>	—	7	pF	1
Output capacitance (Data-in, Data-out)	C <sub>I/O</sub>	—	7	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
 2.  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}} = V_{\text{IH}}$  to disable Dout.

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ )<sup>\*1, \*14, \*15, \*16</sup>
**Test Conditions**

- Input rise and fall time : 2 ns
- Input level :  $V_{IL} = 0\text{ V}$ ,  $V_{IH} = 3.0\text{ V}$
- Input timing reference levels : 0.8 V, 2.4 V
- Output timing reference levels : 0.8 V, 2.0 V
- Output load: 1 TTL gate +  $C_L$  (100 pF) (Including scope and jig)

**Read, Write, Read-Modify-Write and Refresh Cycles** (Common parameters)

Parameter	Symbol	HM514405C						Unit	Notes
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	104	—	124	—	144	—	ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	40	—	50	—	60	—	ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	60	10000	70	10000	80	10000	ns	19
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	10	10000	13	10000	15	10000	ns	20
Row address setup time	$t_{ASR}$	0	—	0	—	0	—	ns	
Row address hold time	$t_{RAH}$	10	—	10	—	10	—	ns	
Column address setup time	$t_{ASC}$	0	—	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	10	—	13	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	45	20	52	20	60	ns	8
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	15	30	15	35	15	40	ns	9
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	15	—	18	—	20	—	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	48	—	58	—	68	—	ns	23
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	10	—	10	—	10	—	ns	
$\overline{\text{OE}}$ to Din delay time	$t_{ODD}$	15	—	18	—	20	—	ns	
$\overline{\text{OE}}$ delay time from Din	$t_{DZO}$	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ setup time from Din	$t_{DZC}$	0	—	0	—	0	—	ns	
Transition time (rise and fall)	$t_T$	2	50	2	50	2	50	ns	7
Refresh period	$t_{REF}$	—	16	—	16	—	16	ms	

# HM514405C Series

## Read Cycle

Parameter	Symbol	HM514405C						Unit	Notes
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	60	—	70	—	80	ns	2, 3, 17
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	15	—	18	—	20	ns	3, 4, 13, 17
Access time from address	$t_{\text{AA}}$	—	30	—	35	—	40	ns	3, 5, 13, 17
Access time from $\overline{\text{OE}}$	$t_{\text{OAC}}$	—	15	—	18	—	20	ns	3, 17
Read command setup time	$t_{\text{RCS}}$	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	0	—	ns	18
Read command hold time to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	0	—	0	—	ns	18
Column address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	30	—	35	—	40	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	$t_{\text{CAL}}$	18	—	23	—	28	—	ns	
Output buffer turn-off time	$t_{\text{OFF1}}$	—	15	—	15	—	15	ns	6, 21
Output buffer turn-off time to $\overline{\text{OE}}$	$t_{\text{OFF2}}$	—	15	—	15	—	15	ns	6
$\overline{\text{CAS}}$ to Din delay time	$t_{\text{CDD}}$	15	—	18	—	20	—	ns	
$\overline{\text{RAS}}$ to Din delay time	$t_{\text{RDD}}$	15	—	18	—	20	—	ns	
$\overline{\text{WE}}$ to Din delay time	$t_{\text{WDD}}$	15	—	18	—	20	—	ns	
$\overline{\text{OE}}$ pulse width	$t_{\text{OEP}}$	15	—	18	—	20	—	ns	
Turn-off to $\overline{\text{RAS}}$	$t_{\text{OFR}}$	—	15	—	15	—	15	ns	6, 21
Turn-off to $\overline{\text{WE}}$	$t_{\text{WEZ}}$	—	15	—	15	—	15	ns	6
Output data hold time	$t_{\text{OH}}$	5	—	5	—	5	—	ns	
Output data hold time from $\overline{\text{RAS}}$	$t_{\text{OHR}}$	5	—	5	—	5	—	ns	
Read command hold time from $\overline{\text{RAS}}$	$t_{\text{RCHR}}$	60	—	70	—	80	—	ns	
Read command hold time from $\overline{\text{CAS}}$	$t_{\text{RCHC}}$	15	—	18	—	20	—	ns	
Read command hold time from column address	$t_{\text{RCHA}}$	30	—	35	—	40	—	ns	



Write Cycle

Parameter	Symbol	HM514405C						Unit	Notes
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
Write command setup time	$t_{WCS}$	0	—	0	—	0	—	ns	10
Write command hold time	$t_{WCH}$	10	—	13	—	15	—	ns	
Write command pulse width	$t_{WIP}$	10	—	10	—	10	—	ns	
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	10	—	13	—	15	—	ns	
Write command to $\overline{CAS}$ lead time	$t_{CWL}$	10	—	13	—	15	—	ns	
Data-in setup time	$t_{DS}$	0	—	0	—	0	—	ns	11
Data-in hold time	$t_{DH}$	10	—	13	—	15	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514405C						Unit	Notes
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	$t_{RWC}$	133	—	159	—	183	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	$t_{RWD}$	77	—	90	—	102	—	ns	10
$\overline{CAS}$ to $\overline{WE}$ delay time	$t_{CWD}$	32	—	38	—	42	—	ns	10
Column address to $\overline{WE}$ delay time	$t_{AWD}$	47	—	55	—	62	—	ns	10
$\overline{OE}$ hold time from $\overline{WE}$	$t_{OEH}$	15	—	18	—	20	—	ns	

Refresh Cycle

Parameter	Symbol	HM514405C						Unit	Notes
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
$\overline{CAS}$ setup time (CBR refresh cycle)	$t_{CSR}$	10	—	10	—	10	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	$t_{CHR}$	10	—	10	—	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	10	—	10	—	10	—	ns	
$\overline{CAS}$ precharge time in normal mode	$t_{CPN}$	10	—	13	—	15	—	ns	

# HM514405C Series

## EDO Page Mode Cycle

Parameter	Symbol	HM514405C						Unit	Notes
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
EDO page mode cycle time	$t_{HPC}$	25	—	30	—	35	—	ns	22
EDO page mode $\overline{CAS}$ precharge time	$t_{CP}$	10	—	13	—	15	—	ns	
EDO page mode $\overline{RAS}$ pulse width	$t_{RASC}$	—	100000	—	100000	—	100000	ns	12
Access time from $\overline{CAS}$ precharge	$t_{ACP}$	—	35	—	40	—	45	ns	3, 13, 17
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	$t_{RHCP}$	35	—	40	—	45	—	ns	
Output data hold time from $\overline{CAS}$ low	$t_{DOH}$	3	—	3	—	3	—	ns	
$\overline{CAS}$ hold time referred $\overline{OE}$	$t_{COL}$	10	—	13	—	20	—	ns	
$\overline{CAS}$ to $\overline{OE}$ setup time	$t_{COP}$	5	—	5	—	5	—	ns	
Read command hold time from $\overline{CAS}$ precharge	$t_{RCHP}$	35	—	40	—	45	—	ns	

## EDO Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM514405C						Unit	Notes
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
EDO page mode read-modify-write cycle time	$t_{HPCM}$	66	—	77	—	86	—	ns	
EDO page mode read-modify-write cycle $\overline{CAS}$ precharge to $\overline{WE}$ delay time	$t_{CPW}$	52	—	60	—	67	—	ns	10

## Test Mode Cycle

Parameter	Symbol	HM514405C						Unit	Notes
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
Test mode $\overline{WE}$ setup time	$t_{WS}$	0	—	0	—	0	—	ns	
Test mode $\overline{WE}$ hold time	$t_{WH}$	10	—	10	—	10	—	ns	

Counter Test Cycle

		HM514405C							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
$\overline{\text{CAS}}$ precharge time in counter test cycle	$t_{\text{CPT}}$	40	—	40	—	40	—	ns	


Notes: 1. AC measurements assume  $t_T = 2$  ns.

2. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ . If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
3. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
4. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ .
5. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$ .
6.  $t_{\text{OFF1}}(\text{max})$ ,  $t_{\text{OFF2}}(\text{max})$ ,  $t_{\text{OFR}}(\text{max})$  and  $t_{\text{WEZ}}(\text{max})$  define the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
7.  $V_{\text{IH}}(\text{min})$  and  $V_{\text{IL}}(\text{max})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}}$  and  $V_{\text{IL}}$ .
8. Operation with the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met,  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only, if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
9. Operation with the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met,  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only, if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
10.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$ ,  $t_{\text{CPW}}$  and  $t_{\text{AWD}}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ ,  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{CPW}} \geq t_{\text{CPW}}(\text{min})$  and  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referred to  $\overline{\text{CAS}}$  leading edge in an early write cycle and to  $\overline{\text{WE}}$  leading edge in a delayed write or read-modify-write cycle.
12.  $t_{\text{RASC}}$  defines  $\overline{\text{RAS}}$  pulse width in fast page mode cycles.
13. Access time is determined by the longest among  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$  and  $t_{\text{ACP}}$ .
14. An initial pause of 100  $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$ -only refresh cycle or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles is required.
15. In delayed write or read-modify-write cycles,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device.
16. Test mode operation specified in this data sheet is 2-bit test function controlled by control address bits - - - CA0. This test mode operation can be performed by  $\overline{\text{WE}}$ -and- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. In order to end this test mode operation, perform a  $\overline{\text{RAS}}$ -only refresh cycle or a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle.
17. In a test mode read cycle, the value of  $t_{\text{RAC}}$ ,  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$ ,  $t_{\text{OAC}}$  and  $t_{\text{ACP}}$  is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
18. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied


19.  $t_{\text{RAS}}(\text{min}) = t_{\text{RWD}}(\text{min}) + t_{\text{RWL}}(\text{min}) + t_{\text{T}}$  in read-modify-write cycle.
20.  $t_{\text{CAS}}(\text{min}) = t_{\text{CWD}}(\text{min}) + t_{\text{CWL}}(\text{min}) + t_{\text{T}}$  in read-modify-write cycle.
21.  $t_{\text{OFF1}}$  and  $t_{\text{OFR}}$  are determined by the later rising edge of  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$ .
22.  $t_{\text{HPC}}(\text{min})$  can be achieved during a series of EDO page mode early write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode  $\overline{\text{RAS}}$  cycle (EDO page mode mix cycle (1), (2)), minimum value of  $\overline{\text{CAS}}$  cycle  $t_{\text{HPC}}(t_{\text{CAS}} + t_{\text{CP}} + 2t_{\text{T}})$  becomes greater than the specified  $t_{\text{HPC}}(\text{min})$  value.
23.  $t_{\text{CSH}}(\text{min})$  can be achieved when  $t_{\text{RCD}} \leq t_{\text{CSH}}(\text{min}) - t_{\text{CAS}}(\text{min})$ .
24. XXXX H or L (H:  $V_{\text{IH}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IH}}(\text{max})$ , L:  $V_{\text{IL}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IL}}(\text{max})$ )  
///// Invalid Dout

Timing Waveforms\*24

Read Cycle




## Early Write Cycle



\*  $t_{WCS} \geq t_{WCS}(\text{min})$


\*\*  $\overline{OE}$  : H or L

Delayed Write Cycle




\* Invalid Dout comes out, when  $\overline{\text{OE}}$  is low level.

## Read-Modify-Write Cycle






Hidden Refresh Cycle



# HM514405C Series


## EDO Page Mode Read Cycle ( $t_{HPC}$ minimum cycle operation)






# HM514405C Series

## EDO Page Mode Early Write Cycle ( $t_{HPC}$ minimum cycle operation)




\*  $\overline{OE}$  : H or L


EDO Page Mode Delayed Write Cycle



## EDO Page Mode Read-Modify-Write Cycle




EDO Page Mode Mix Cycle (1)<sup>\*22</sup>




# HM514405C Series

## EDO Page Mode Mix Cycle (2) <sup>\*22</sup>






Test Mode Cycle




# HM514405C Series

## Test Mode Set Cycle

### $\overline{\text{WE}}$ -and- $\overline{\text{CAS}}$ -Before $\overline{\text{RAS}}$ -Refresh Cycle




CAS-Before-RAS Refresh Cycle



# HM514405C Series

## RAS-Only Refresh Cycle




\* Refresh address : A0 – A9 (AX0 – AX9)

\*\* Din,  $\overline{\text{OE}}$ ,  $\overline{\text{WE}}$  : H or L




## CAS-Before-RAS Refresh Counter Check Cycle (Write)



Package Dimensions

HM514405CS Series (CP-26/20D)

Unit: mm



HM514405CTT Series (TTP-26/20D)

Unit: mm

