GENERAL DESCRIPTION



The ICS8344-01 is a low voltage, low skew fanout buffer and a member of the HiPerClockS[™] family of High Performance Clock Solutions from ICS. The ICS8344-01 has two selectable clock inputs. The CLKx, nCLKx pairs can accept most


standard differential input levels. The ICS8344-01 is designed to translate any differential signal level to LVCMOS levels. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased to 48 by utilizing the ability of the outputs to drive two series terminated lines. Redundant clock applications can make use of the dual clock inputs which also facilitate board level testing. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. The outputs are driven low when disabled. The ICS8344-01 is characterized at full 3.3V, full 2.5V and mixed 3.3V input and 2.5V output operating supply modes.

Guaranteed output and part-to-part skew characteristics make the ICS8344-01 ideal for those clock distribution applications demanding well defined performance and repeatability.


FEATURES

- 24 LVCMOS outputs, 7Ω typical output impedance
- · 2 selectable CLKx, nCLKx inputs
- CLK0, nCLK0 and CLK1, nCLK1 pairs can accept the following input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Output frequency up to 250MHz
- Translates any single ended input signal to LVCMOS with resistor bias on nCLK input
- Synchronous clock enable
- Output skew: 200ps (maximum)
- Part-to-part skew: 900ps (maximum)
- Bank skew: 85ps (maximum)
- Propagation delay: 5ns (maximum)
- 3.3V, 2.5V or mixed 3.3V, 2.5V operating supply modes
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request

BLOCK DIAGRAM



PIN ASSIGNMENT



48-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/ре	Description
1, 2, 5, 6 7, 8, 11, 12	Q16, Q17, Q18, Q19 Q20, Q21, Q22, Q23	Output		Q16 thru Q23 outputs. 7Ω typical output impedance.
3, 9, 28, 34, 39, 45	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins. Connect 3.3V or 2.5V.
4, 10, 14,18, 27, 33, 40, 46	GND	Power		Power supply ground. Connect to ground.
13	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1, nCLK inputs, When LOW, selects CLK0, nCLK0 inputs. LVCMOS / LVTTL interface levelss.
15, 19	V _{DD}	Power		Positive supply pins. Connect 3.3V or 2.5V.
16	nCLK1	Input	Pullup	Inverting differential LVPECL clock input.
17	CLK1	Input	Pulldown	Non-inverting differential LVPECL clock input.
20	nCLK0	Input	Pullup	Inverting differential LVPECL clock input.
21	CLK0	Input	Pulldown	Non-inverting differential LVPECL clock input.
22	CLK_EN	Input	Pullup	Synchronizing control for enabling and disabling clock outputs. LVCMOS interface levels.
23	OE	Input	Pullup	Output enable. Controls enabling and disabling of outputs Q0 thru Q23.
24	nc	Unused		No connect.
25, 26, 29, 30 31, 32, 35, 36	Q0, Q1, Q2, Q3 Q4, Q5, Q6, Q7	Output		Q0 thru Q7 outputs. 7Ω typical output impedance.
37, 38, 41, 42 43, 44, 47, 48	Q8, Q9, Q10, Q11 Q12, Q13, Q14, Q15	Output		Q8 thru Q15 outputs. 7Ω typical output impedance.

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C _{IN} Input Capacitance	CLK0, nCLK0, CLK1, nCLK1					4	pF
	CLK-SEL, CLK_EN, OE				4	pF	
C _{PD}	Power Dissipation (Capacitance					pF pF
R _{PULLUP}	Input Pullup Resisto	or			51		pF KΩ
R _{PULLDOWN}	Input Pulldown Resistor				51		ΚΩ
R _{OUT}	Output Impedance				7		Ω

ICS8344-01 Low Skew, 1-to-24 Differential-to-LVCMOS Fanout Buffer

TABLE 3A. OUPUT ENABLE FUNCTION TABLE

Bank 1		Bank 2		Bank 3		
Input	Output	Input	Output	Input	Output	
OE	Q0-Q7	OE	Q8-Q15	OE	Q16-Q23	
0	Hi-Z	0	Hi-Z	0	Hi-Z	
1	Enabled	1	Enabled	1	Enabled	

TABLE 3B. CLOCK SELECT FUNCTION TABLE

Control Input	Clock			
CLK_SEL	CLK0, nCLK0	CLK1, nCLK1		
0	Selected	De-selected		
1	De-selected	Selected		

TABLE 3C. CLOCK INPUT FUNCTION TABLE

	Inputs		Outputs	Input to Output Mode	Polarity
OE	CLK0, CLK1	nCLK0, nCLK1	Q0 thru Q23	input to Output Mode	Polarity
1	0	1	LOW	Differential to Single Ended	Non Inverting
1	1	0	HIGH	Differential to Single Ended	Non Inverting
1	0	Biased; NOTE 1	LOW	Single Ended to Differential	Non Inverting
1	1	Biased; NOTE 1	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	0	HIGH	Single Ended to Differential	Inverting
1	Biased; NOTE 1	1	LOW	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information section on page 11, Figure 8, which discusses wiring the differential input to accept single ended levels.



Supply Voltage, V_{DDx} 4.6V

-0.5V to $V_{DD} + 0.5V$ Inputs, V₁ Outputs, Vo -0.5V to $V_{DDO} + 0.5V$ Package Thermal Impedance, θ₁ 47.9°C/W (0 Ifpm) -65°C to 150°C Storage Temperature, T_{STG}

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
V_{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Quiescent Power Supply Current				95	mA

Table 4B. LVCMOS DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Parameter		Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	CLK_SEL, CLK_EN, OE		2		3.8	٧
V _{IL}	Input Low Voltage	CLK_SEL, CLK_EN, OE		-0.3		0.8	٧
	Input High Current	CLK_EN, OE	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I _{IH}	I _H Input high Current	CLK_SEL	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
	Input Low Current	CLK_EN, OE	$V_{DD} = 3.465, V_{IN} = 0V$	-150			μΑ
I _{IL}	Imput Low Current	CLK_SEL	$V_{DD} = 3.465, V_{IN} = 0V$	-5			μΑ
V _{OH}	Output High Voltage		$V_{DD} = V_{DDO} = 3.135V$ $I_{OH} = -36mA$	2.7			V
V _{OL}	Output Low Voltage		$V_{DD} = V_{DDO} = 3.135V$ $I_{OL} = 36mA$			0.5	٧

Table 4C. Differential DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	nCLK0, nCLK1	$V_{DD} = V_{IN} = 3.465V$			5	μA
'ін	Input High Current	CLK0, CLK1	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
	I _{IL} Input Low Current	nCLK0, nCLK1	$V_{DD} = 3.465 \text{V}, V_{IN} = 0 \text{V}$	-150			μΑ
' IL		CLK0, CLK1	$V_{DD} = 3.465 \text{V}, V_{IN} = 0 \text{V}$	-5			μA
V _{PP}	Peak-toPeak Input Voltage			0.3		1.3	V
V _{CMR}	Common Mode Input Voltage: NOTE 1, 2			0.9		2	V

NOTE 1: For single ended applications, the maximum input voltage for CLK0, nCLK0 and CLK1, nCLK1 is V_{DD} + 0.3V.

NOTE 2: Common mode voltage is defined as $V_{\rm IH}$.

8344AY-01

Table 4D. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C to 7

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
V _{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Quiescent Power Supply Current				95	mA

Table 4E. LVCMOS DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C to

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	CLK_SEL, CLK_EN, OE		2		3.8	٧
V _{IL}	Input Low Voltage	CLK_SEL, CLK_EN, OE		-0.3		0.8	٧
	Input High Current	CLK_EN, OE	$V_{DD} = V_{IN} = 3.465V$			5	μA
I _{IH}	Imput High Current	CLK_SEL	$V_{DD} = V_{IN} = 3.465V$			150	μA
	Input Low Current	CLK_EN, OE	$V_{DD} = 3.465, V_{IN} = 0V$	-150			μA
I _{IL}	Input Low Current	CLK_SEL	$V_{DD} = 3.465, V_{IN} = 0V$	-5			μA
V _{OH}	Output High Voltage		$V_{DD} = 3.135V$ $V_{DDO} = 2.375V$ $I_{OH} = -27mA$	1.9			V
V _{OL}	Output Low Voltage		$V_{DD} = 3.135V$ $V_{DDO} = 2.375V$ $I_{OL} = 27mA$			0.4	V

Table 4F. Differential DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	nCLK0, nCLK1	$V_{DD} = V_{IN} = 3.465V$			5	μA
'IH	Input High Current	CLK0, CLK1	$V_{DD} = V_{IN} = 3.465V$			150	μA
I lament lang Commant	nCLK0, nCLK1	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μA	
' _{IL}	Input Low Current	CLK0, CLK1	$V_{DD} = 3.465V,$ $V_{IN} = 0V$	-5			μA
V_{pp}	Peak-to-Peak Input Voltage			0.3		1.3	V
V _{CMR}	Common Mode Input Voltage; NOTE 1, 2			0.9		2	V

NOTE 1: For single ended applications, the maximum input voltage for CLK0, nCLK0 and CLK1, nCLK1 is V_{DD+} 0.3V.

NOTE 2: Common mode voltage is defined as $V_{\rm IH}$.

Table 4G. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Positive Supply Voltage		2.375	2.5	2.625	V
V_{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Quiescent Power Supply Current				95	mA

Table 4H. LVCMOS DC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	CLK_SEL, CLK_EN, OE		2		2.9	V
V _{IL}	Input Low Voltage	CLK_SEL, CLK_EN, OE		-0.3		0.8	V
	Innut High Current	CLK_EN, OE	$V_{DD} = V_{IN} = 2.625V$			5	μA
IH	Input High Current	CLK_SEL	$V_{DD} = V_{IN} = 2.625V$			150	μA
		CLK_EN, OE	$V_{DD} = 2.625, V_{IN} = 0V$	-150			μA
I _{IL}	Input Low Current	CLK_SEL	$V_{DD} = 2.625, V_{IN} = 0V$	-5			μA
V _{OH}	Output High Voltage		$V_{DD} = V_{DDO} = 2.375V$ $I_{OH} = -27mA$	1.9			V
V _{OL}	Output Low Voltage		$V_{DD} = V_{DDO} = 2.375V$ $I_{OL} = 27mA$			0.4	V

Table 41. Differential DC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Innest High Compant	nCLK0, nCLK1	$V_{DD} = V_{IN} = 2.625V$			5	μA
I Input	Input High Current	CLK0, CLK1	$V_{DD} = V_{IN} = 2.625V$			150	μA
	In most I asso Command	nCLK0, nCLK1	$V_{DD} = 2.625V, V_{IN} = 0V$	-150			μA
¹ ⊩	Input Low Current	CLK0, CLK1	$V_{DD} = 2.625V, V_{IN} = 0V$	-5			μA
V _{PP}	Peak-to-Peak Input Voltage			0.3		1.3	V
V _{CMR}	Common Mode Input Voltage; NOTE 1, 2			0.9		2	V

NOTE 1: For single ended applications, the maximum input voltage for CLK0, nCLK0 and CLK1, nCLK1 is V_{DD} + 0.3V.

NOTE 2: Common mode voltage is defined as $V_{_{\rm IH}}$.



Table 5. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%; V_{DD} = 3.3V \pm 5\%, V_{DDO} = 2.5V \pm 5\%; V_{DD} = V_{DDO} = 2.5V \pm 5\%, TA = 0^{\circ}C$ to 70°C


Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Maximum Output Frequency					250	MHz
t _{PD}	Propagation Delay, NOTE 1		f ≤ 200MHz	2.5		5	ns
	Bank Skew; NOTE 2, 6	Q0 - Q7	Measured on the rising edge of V _{DDO} /2			85	ps
tsk(b)		Q8 - Q15				180	ps
		Q16 - Q23	DDO' -			100	ps
tsk(o)	Output Skew; NOTE 3, 6		Measured on the rising edge of $V_{\text{DDO}}/2$			200	ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 6		Measured on the rising edge of $V_{\tiny DDO}\!/\!2$			900	ps
t _R	Output Rise Time; NOTE 5		30% to 70%	200		800	ps
t _F	Output Fall Time; NOTE 5		30% to 70%	200		800	ps
odc	Output Duty Cycle		f ≤ 200MHz	tCYCLE/2 - 0.25	tCYCLE/2	tCYCLE/2 + 0.25	%
			f = 200MHz	2.25	2.5	2.75	ns
t _{EN}	Output Enable Time; NOTE 5		f = 10MHz			5	ns
t _{DIS}	Output Disable TIme; NOTE 5		f = 10MHz			4	ns


All parameters measured at 200MHz and VPPtyp unless noted otherwise.

- NOTE 1: Measured from the differential input crossing point to $V_{\text{DDO}}/2$.
- NOTE 2: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.
- NOTE 3: Defined as skew across banks of outputs at the same supply voltages and with equal load conditions.
- NOTE 4: Defined as between outputs at the same supply voltages and with equal load conditions. Measured at V_{ppo}/2.
- NOTE 5: These parameters are guaranteed by characterization. Not tested in production.
- NOTE 6: This parameter is defined in accordance with JEDEC Standard 65.





PARAMETER MEASUREMENT INFORMATION





























APPLICATION INFORMATION WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 8 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF $_{\text{DD}}$ /2 is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V_{DD} = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.





RELIABILITY INFORMATION

Table 6. $\theta_{\text{JA}} \text{vs. A} \text{ir Flow Table}$

θ_{JA} by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8344-01 is: 1503






TABLE 7. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
OVMBOL	BBC					
SYMBOL	MINIMUM	NOMINAL	MAXIMUM			
N		48				
Α			1.60			
A 1	0.05		0.15			
A2	1.35	1.40	1.45			
b	0.17	0.22	0.27			
С	0.09		0.20			
D	9.00 BASIC					
D1	7.00 BASIC					
D2		5.50 Ref.				
E	9.00 BASIC					
E1	7.00 BASIC					
E2	5.50 Ref.					
е	0.50 BASIC					
L	0.45	0.60	0.75			
θ	0°		7°			
ccc	0.08					

Reference Document: JEDEC Publication 95, MS-026



ICS8344-01

Low Skew, 1-to-24 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8344AY-01	ICS8344AY-01	48 Lead LQFP	250 per tray	0°C to 70°C
ICS8344AY-01T	ICS8344AY-01	48 Lead LQFP on Tape and Reel	1000	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



	REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date			
В	4A	4	Revised I _{DD} row from 60mA Max. to 95mA Max.				
	4D	5	Revised Inp. row from 60mA Max. to 95mA Max.	8/6/01			
	4G	6	Revised Inp. row from 60mA Max. to 95mA Max.				
В	5A	7	Revised Note 1 and Note 4.				
		8-10	Updated Parameter Measurement Figures.	12/13/01			
			Deleted Power Consideration notes.				
В		1	Updated Block Diagram.	12/18/01			
В	8	14	On April 18, 2001 a typo was corrected in the Ordering Information Table. The correction was ICS8344AY-01 from ICS8344BY-01.	7/24/02			