

Data Sheet March 1999 File Number 1826.3

# 15A, 400V, 0.300 Ohm, N-Channel Power MOSFET

This is an N-Channel enhancement mode silicon gate power field effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. They can be operated directly from integrated circuits.

Formerly developmental type TA9399.

# **Ordering Information**


PART NUMBER	PACKAGE	BRAND		
IRF350	TO-204AA	IRF350		

NOTE: When ordering, include the entire part number.

### **Features**


- 15A, 400V
- $r_{DS(ON)} = 0.300\Omega$
- Single Pulse Avalanche Energy Rated
- · SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- · High Input Impedance
- · Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

### Symbol



# Packaging

### JEDEC TO-204AA TOP VIEW



# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

IRF350	UNITS
400	V
400	V
15	Α
9.0	Α
60	Α
±20	V
150	W
1.2	W/oC
700	mJ
-55 to 150	°C
300	°C
260	°C
	400 400 15 9.0 60 ±20 150 1.2 700 -55 to 150

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $T_J = 25^{\circ}C$  to  $125^{\circ}C$ .

# **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA, (Figure 10)		-	-	V
Gate to Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250\mu A$		-	4.0	V
Zero-Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS}$ = Rated BV <sub>DSS</sub> , V <sub>GS</sub> = 0V $V_{DS}$ = 0.8 x Rated BV <sub>DSS</sub> , V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C		-	25	μА
				-	250	μА
On-State Drain Current (Note 2)	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON) \times r}$ $V_{DS} = 10V$	15	-	-	Α
Gate to Source Leakage Current	I <sub>GSS</sub>	$V_{GS} = \pm 20V$	-	-	±100	nA
Drain to Source On Resistance (Note 2)	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 8.0A, (Figures 8, 9)	-	0.25	0.300	Ω
Forward Transconductance (Note 2)	9 <sub>fs</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)MAX}$ , $I_{D} = 8A$ , (Figure 12)	8	10	-	S
Turn-On Delay Time	t <sub>D(ON)</sub>	$\begin{split} &V_{DD} = 180 \text{V, } I_D \approx 8.0 \text{A, } R_G = 4.7 \Omega, \ R_L = 22.5 \Omega, \\ &V_{GS} = 10 \text{V, } (\text{Figures 17, 18}) \\ &\text{MOSFET switching times are essentially independent of operating temperature} \end{split}$		-	35	ns
Rise Time	t <sub>r</sub>			-	65	ns
Turn-Off Delay Time	t <sub>D(OFF)</sub>			-	150	ns
Fall Time	t <sub>f</sub>			-	75	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Qg	$V_{GS}$ = 10V, $I_D$ = 18A, $V_{DS}$ = 0.8 x Rated BV <sub>DSS</sub> , $I_{G(REF)}$ = 1.5mA (Figures 14, 19, 20) Gate charge is essentially independent of operating temperature		79	120	nC
Gate to Source Charge	Q <sub>gs</sub>			38	-	nC
Gate to Drain "Miller" Charge	Q <sub>gd</sub>			41	-	nC
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz, (Figure 11)		2000	-	pF
Output Capacitance	Coss			400	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			100	-	pF
Internal Drain Inductance	L <sub>D</sub>	Measured Between the Contact Screw on Header that is Closer to Source and Gate Pins and Center of Die  Modified MOSFET Symbol Showing the Internal Devices Inductances	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured From The Source Lead, 6mm (0.25in) From Header to Source Bonding Pad	-	12.5	-	nH
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	0.83	-	°C/W
Thermal Resistance Junction to Ambient	R <sub>0JA</sub>	Free Air Operation		-	30	°C/W

### **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I <sub>SD</sub>	Modified MOSFET	<b>⋄</b> D	-	-	15	Α
Pulse Source to Drain Current (Note 3)	I <sub>SDM</sub>	Symbol Showing the Integral Reverse P-N Junction Diode	G S S	-	-	60	A
Source to Drain Diode Voltage (Note 2)	V <sub>SD</sub>	$T_J = 25^{\circ}C$ , $I_{SD} = 15A$ , $V_{GS} = 0V$ , (Figure 13)		-	-	1.6	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = 150^{o}C$ , $I_{SD} = 15A$ , $dI_{SD}/dt = 100A/\mu s$		-	1000	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = 150^{\circ}C$ , $I_{SD} = 15A$ , $dI_{SD}/dt = 100A/\mu s$		-	6.6	-	μC

20

#### NOTES:

- 2. Pulse Test: Pulse width  $\leq 300 \mu s,$  duty cycle  $\leq 2\%.$
- 3. Repetitive Rating: Pulse width is limited by Maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 4.  $V_{DD}$  = 40V, starting  $T_J$  = 25°C, L = 5.66 $\mu$ H,  $R_G$  = 50 $\Omega$ , peak  $I_{AS}$  = 15A. (Figures 15, 16).

# Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

## Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 6. SATURATION CHARACTERISTICS




FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 5. OUTPUT CHARACTERISTICS




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE VS JUNCTION TEMPERATURE

# Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

# Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT

6




FIGURE 20. GATE CHARGE WAVEFORMS

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

# Sales Office Headquarters

**NORTH AMERICA** 

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

FAX: (407) 724-7240

**EUROPE** 

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

**ASIA** 

Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029