No

## 800MHz, Ultra High-Speed Monolithic Pin Driver

The HFA5253 is a very high speed monolithic pin driver solution for high performance test systems. The device will switch at high data rates between two input voltage levels providing variable amplitude pulses. Slew Rate Control pins provide independent control over positive and negative slew rate allowing the customer to optimize the pin driver speed for their application. The output impedance is trimmed to achieve a precision $50 \Omega$ source for impedance matching. Two differential ECL/TTL compatible inputs control the operation of the HFA5253, one controlling the $\mathrm{V}_{\mathrm{HIGH}} / \mathrm{V}_{\mathrm{LOW}}$ switching and the other controlling the output's highimpedance state. The HFA5253's 800MHz data rate makes it compatible with today's high-speed VLSI test systems and the +8 V to -3 V output swing satisfies the most stringent testing requirements of all common logic families.

## Features

- High Digital Data Rate . . . . . . . . . . . . . . . . . . . . . 800MHz
- Very Fast Rise/Fall Times. . . . . . . . . . . . . . . . . . . . . 500ps
- Wide Output Range . . . . . . . . . . . . . . . . . . . . . +8 V to -3V
- Precise $50 \Omega$ Output Impedance
- High Impedance, Three-State Output Control
- Slew Rate Control


## Applications

- IC Tester Pin Electronics
- Pattern Generators
- Pulse Generators
- Level Comparator/Translator

The HFA5253 is manufactured in Harris' proprietary complementary bipolar UHF-1 process.

## Part Number Information

| PART NUMBER | TEMP. RANGE <br> (${ }^{\circ} \mathbf{C}$ ) |
| :--- | :---: | :---: | :---: |$\quad$ PACKAGE | PKG. |
| :---: |
| NO. |$|$| HFA5253CB | 0 to 50 |
| :--- | :--- |
| 20 Ld PSOP | M20.3A |

## Pinout

## HFA5253 (PSOP)

 TOP VIEW

POWER PSOP PACKAGE
(HEAT SLUG SURFACE IS ELECTRICALLY FLOATING)

Block Diagram


TRUTH TABLE FOR VOUT

|  |  | DATA |  |
| :---: | :---: | :---: | :---: |
|  |  | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{H}$ HIZ | $\mathbf{0}$ | $\mathrm{V}_{\text {LOW }}$ | $\mathrm{V}_{\text {HIGH }}$ |
|  | $\mathbf{1}$ | HIZ | HIZ |

## Pin Descriptions

| NAME | FUNCTION |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} 1}$ | Positive Supply. Nominal value is $11.2 \mathrm{~V} \pm 0.2 \mathrm{~V}$. Reducing supply voltage below 11.0 V will reduce positive output voltage swing. The total supply voltage from $\mathrm{V}_{\mathrm{CC} 1}$ to $\mathrm{V}_{\mathrm{EE} 1}$ should not exceed 18.0 V for normal operation or exceed 19.0 V to prevent damage. Harris recommends two wire bonds to this pad to provide the lowest possible impedance. In addition, power supply decoupling chip capacitors of $470 \mathrm{pF}, 0.1 \mu \mathrm{~F}$ and a $10 \mu \mathrm{~F}$ tantalum are recommended. Do not connect the $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$ pins together immediately, rather run separate traces until they can be joined at a large bypass capacitor ( $0.1 \mu \mathrm{~F} \\| 10.0 \mu \mathrm{~F}$ ). |
| $\mathrm{V}_{\mathrm{EE} 1}$ | Negative Supply. Nominal value is $-6.4 \mathrm{~V} \pm 0.2 \mathrm{~V}$. A supply voltage more positive than -6.2 V will reduce negative output voltage swing. The total supply voltage from $\mathrm{V}_{\mathrm{CC} 1}$ to $\mathrm{V}_{\mathrm{EE} 1}$ should not exceed 18.0 V for normal operation or exceed 19.0 V to prevent damage. Harris recommends two wire bonds to this pad to provide the lowest possible impedance. In addition, power supply decoupling chip capacitors of $470 \mathrm{pF}, 0.1 \mu \mathrm{~F}$ and a $10 \mu \mathrm{~F}$ tantalum are recommended. Do not connect the $\mathrm{V}_{\mathrm{EE} 1}$ and $\mathrm{V}_{\mathrm{EE} 2}$ pins together immediately, rather run separate traces until they can be joined at a large bypass capacitor ( $0.1 \mu \mathrm{~F} \\| 10.0 \mu \mathrm{~F}$ ). |
| $\mathrm{V}_{\mathrm{CC} 2}$ | Output Stage Positive Supply. Nominal voltage and cautions are the same as for $\mathrm{V}_{\mathrm{CC} 1}$. Having decoupling chip capacitors close to $\mathrm{V}_{\mathrm{CC} 2}$ and $\mathrm{V}_{\mathrm{EE} 2}$ is essential since large AC current will flow through this pad to the output during transients. Harris recommends two wire bonds for this pad. Do not connect the $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$ pins together immediately, rather run separate traces until they can be joined at a large bypass capacitor ( $0.1 \mu \mathrm{~F} \\| 10.0 \mu \mathrm{~F}$ ). |
| $\mathrm{V}_{\mathrm{EE} 2}$ | Output Stage Negative Supply. Nominal voltage and cautions are the same as for $\mathrm{V}_{\mathrm{EE} 1}$. Having decoupling chip capacitors close to $\mathrm{V}_{\mathrm{CC} 2}$ and $\mathrm{V}_{\mathrm{EE} 2}$ is essential since large AC current will flow through this pad to the output during transients. Harris recommends two wire bonds for this pad. Do not connect the $\mathrm{V}_{\mathrm{EE} 1}$ and $\mathrm{V}_{\mathrm{EE} 2}$ pins together immediately, rather run separate traces until they can be joined at a large bypass capacitor ( $0.1 \mu \mathrm{~F} \\| 10.0 \mu \mathrm{~F}$ ). |
| $\mathrm{V}_{\text {HIGH }}$ | Input Voltage High is used to set the output high level $\mathrm{V}_{\mathrm{OH}}$. $\mathrm{V}_{\text {HIGH }}$ is sensitive to capacitively coupled AC noise. Protection from high frequency noise can be achieved with a low pass filter consisting of a $50 \Omega$ chip resistor and a 470 pF chip capacitor. Without this precaution the pin driver may oscillate due to feedback from the output through the PC board ground. |
| VLow | Input Voltage Low is used to set the output low level $\mathrm{V}_{\mathrm{OL}}$. $\mathrm{V}_{\text {LOW }}$ is sensitive to capacitively coupled AC noise. Protection from high frequency noise can be achieved with a low pass filter consisting of a $50 \Omega$ chip resistor and a 470 pF chip capacitor. Without this precaution the pin driver may oscillate due to feedback from the output through the PC board ground. |
| $\mathrm{V}_{\text {OUT }}$ | Driver Output. The output impedance has been laser trimmed to match a $50 \Omega$ transmission line $\pm 2 \Omega$. Custom output impedance trimming is available (contact sales office for details) to provide the best match possible to your $50 \Omega$ system. |
| DATA, DATA | Differential Digital Inputs used to switch $\mathrm{V}_{\text {OUT }}$ to the $\mathrm{V}_{\text {HIGH }}$ or $\mathrm{V}_{\text {LOW }}$ level. Harris recommends this input pair be driven by complementary ECL signals to provide optimal switching speeds and timing accuracy. However a large Common Mode and Differential Voltage Range is provided to accommodate a variety of signals including single ended TTL and CMOS. When using single ended signals the other input must be tied to an appropriate threshold voltage. |
| HIZ, HIZ | Differential Digital Inputs used to switch $\mathrm{V}_{\text {OUT }}$ from an Active to a High Impedance State. Harris recommends that this input pair be driven by complementary ECL signals to provide optimal switching speeds and timing accuracy. However a large Common Mode and Differential Voltage Range is provided to accommodate a variety of signals including single ended TTL and CMOS. When using single ended signals the other input must be tied to an appropriate threshold voltage. |
| +SRC | The Positive Slew Rate Control Pin adjusts the rising edge slew rate with an external current ISTEAL. ISTEAL draws current (OmA to 10 mA ) from an internal current source limiting the rate of change of the high impedance node. Typically an external resistor to GND is sufficient to set the slew rate at a desired level. Leaving the +SRC Pin open will give the highest speed performance. The external current $I_{S T E A L}$ for a resistor $R_{S T E A L}$ connected from $+S R C$ to $G N D$ may be calculated by: $I_{S T E A L}=\left(V_{C C}-0.35\right) / R_{S T E A L}$. |
| -SRC | The Negative Slew Rate Control Pin adjusts the falling edge slew rate with an external current ISTEAL. ISTEAL supplies current ( 0 mA to 10 mA ) to an internal current source limiting the amount of current being drawn from the circuit and thus limiting the rate of change of the high impedance node. Typically an external resistor to GND is sufficient to set the slew rate at a desired level. Leaving the -SRC Pin open will give the highest speed performance. The external current ISTEAL for a resistor RSTEAL connected from -SRC to GND may be calculated by: $\mathrm{I}_{\mathrm{STEAL}}=\left(\mathrm{V}_{\mathrm{EE}}+0.35\right) / \mathrm{R}_{\mathrm{STEAL}}$. |

## Absolute Maximum Ratings

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 V
Differential Input Voltage (DATA and HIZ) . . . . . . . . . . . . . . . . . . . 5V
Output Current Continuous (Note 1) . . . . . . . . . . . . . . . . . . . . 160mA
Input Voltage (Any pin except as specified) . . . . . . . . . . . $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{EE}}$
$V_{\text {OUT }}$ Voltage (Note 3). . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 V to -4 V
$\mathrm{V}_{\text {HIGH }}$ Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\mathrm{V}_{\text {CC }}$ to -4 V
V Low Voltage ........................................... 9 V to $\mathrm{V}_{\mathrm{EE}}$
$\mathrm{V}_{\text {HIGH }}$ to $\mathrm{V}_{\text {LOW }}$ Voltage. .............. 11 V to $0 \mathrm{~V}\left(\mathrm{~V}_{\text {HIGH }}>\mathrm{V}_{\text {LOW }}\right)$
Slew Rate Control Current (+SRC, -SRC) . . . . . . . . . . . . . . . . 12mA

## Thermal Information

Thermal Resistance (Typical, Note 2) $\quad \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \quad \theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ 20 Ld PSOP Package
( $\theta_{\mathrm{JC}}$ Measured At Copper Slug Top Center with Infinite Heat Sink) Maximum Junction Temperature (Die) . . . . . . . . . . . . . . . . . . . $175^{\circ} \mathrm{C}$
Maximum Junction Temperature (Plastic Package) . . . . . . . $150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
(PSOP - Lead Tips Only)

## Operating Conditions

Temperature Range
$0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. Internal Power Dissipation may limit Output Current below 160 mA .
2. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.
3. Shorting the output to a voltage outside the specified range may damage the output.

Electrical Specifications $\quad \mathrm{V}_{\mathrm{CC}}=+11.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-6.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=-0.9 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=-1.75 \mathrm{~V} ;+\mathrm{SRC}$ and -SRC are Not Connected, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | (NOTE 4) TEST LEVEL | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS ( $\mathrm{V}_{\text {HIGH }}$, $\mathrm{V}_{\text {LOW }}$ ) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {HIGH }}$ Input Offset Voltage |  | A | 25 | -150 | -50 | +50 | mV |
| $\mathrm{V}_{\text {LOW }}$ Input Offset Voltage |  | A | 25 | -150 | -50 | +50 | mV |
| $\mathrm{V}_{\text {HIGH }}$ Input Bias Current | $\mathrm{V}_{\text {HIGH }}=-3.25 \mathrm{~V}$ to +8.5 V | A | 25 | -50 | 110 | 400 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {LOW }}$ Input Bias Current | $\mathrm{V}_{\text {LOW }}=-3.5 \mathrm{~V}$ to +8.25 V | A | 25 | -400 | -110 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {HIGH }}$ Voltage Range |  | A | 25 | -3.5 | - | 8.5 | V |
| V Low Voltage Range |  | A | 25 | -3.5 | - | 8.5 | V |
| $\mathrm{V}_{\text {HIGH }}$ to $\mathrm{V}_{\text {LOW }}$ Differential Voltage Range | $\mathrm{V}_{\text {HIGH }} \geq \mathrm{V}_{\text {LOW }}$ | A | 25 | 0 | - | 9.5 | V |
| $\mathrm{V}_{\text {HIGH }} / \mathrm{V}_{\text {LOW }}$ Interaction (Notes 5, 17) | At 500 mV | A | 25 | - | 2 | 4 | mV |
|  | At 250 mV | A | 25 | - | 20 | 40 | mV |
| LOGIC INPUT CHARACTERISTICS (DATA, $\overline{\text { DATA }}$, HIZ, $\overline{\mathrm{HIZ}}$ ) |  |  |  |  |  |  |  |
| Logic Input Voltage Range |  | B | 25 | -3 | - | 8 | V |
| Logic Differential Input Voltage |  | B | 25 | 0.4 | - | 5 | V |
| DATA/ $\overline{\text { DATA }}$ Logic Input High Current | $\mathrm{V}_{\mathrm{IH}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=-2 \mathrm{~V}$ | A | 25 | -50 | 110 | 700 | $\mu \mathrm{A}$ |
| DATA/ $\overline{\text { ATA }}$ Logic Input Low Current | $\mathrm{V}_{\mathrm{IH}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=-2 \mathrm{~V}$ | A | 25 | -700 | -300 | 50 | $\mu \mathrm{A}$ |
| HIZ/AIZ Logic Input High Current | $\mathrm{V}_{\text {IH }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=-2 \mathrm{~V}$ | A | 25 | -50 | 70 | 400 | $\mu \mathrm{A}$ |
| HIZ/HIZ Logic Input Low Current | $\mathrm{V}_{\mathrm{IH}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=-2 \mathrm{~V}$ | A | 25 | -400 | -80 | 50 | $\mu \mathrm{A}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {HIGH }}$ Voltage Gain | $\mathrm{V}_{\text {HIGH }}=-1 \mathrm{~V}$ to 6.5 V | A | 25 | 0.95 | 0.97 | 1 | V/V |
| $\mathrm{V}_{\text {LOW }}$ Voltage Gain | $\mathrm{V}_{\text {LOW }}=-1.5 \mathrm{~V}$ to 6 V | A | 25 | 0.95 | 0.97 | 1 | V/V |
| $\mathrm{V}_{\text {HIGH }} / \mathrm{V}_{\text {LOW }}$ Linearity Error | Fullscale $=5 \mathrm{~V}$, Note 6 | A | 25 | -0.1 | - | 0.1 | \% |
|  | Fullscale $=10.5 \mathrm{~V}$, Note 7 | A | 25 | -0.8 | - | 0.8 | \% |
| $\mathrm{V}_{\text {HIGH }} / \mathrm{V}_{\text {LOW }}-3 \mathrm{~dB}$ Bandwidth | $200 \mathrm{mV} \mathrm{P}_{\text {P }}$ | B | 25 | - | 100 | - | MHz |
| Typical Slew Rate Control Range | $\mathrm{I}_{\text {STEAL }}=0 \mathrm{~mA}$ to $10 \mathrm{~mA}, 5 \mathrm{~V}$ Step | B | 25 | 1.0 | - | 2.8 | V/ns |
| +SRC Pin Voltage |  | C | 25 | - | $\mathrm{V}_{\text {CC }}-0.35$ | - | V |
| -SRC Pin Voltage |  | C | 25 | - | $\mathrm{V}_{\mathrm{EE}}+0.35$ | - | V |
| SWITCHING CHARACTERISTICS (ZLOAD $=16$ inches of RG-58 Terminated with $50 \Omega$ ) |  |  |  |  |  |  |  |
| Propagation Delay (Notes 8, 10) |  | B | 25 | 1 | - | 2 | ns |
| Propagation Delay Match (Rising to Falling Edge, Notes 8, 10) |  | B | 25 | -100 | - | 100 | ps |
| Rising Edge Propagation Delay vs Duty Cycle (Notes 9, 10) |  | B | 25 | -120 | -20 | 80 | ps |

Electrical Specifications $\quad \mathrm{V}_{\mathrm{CC}}=+11.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-6.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=-0.9 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=-1.75 \mathrm{~V} ;+\mathrm{SRC}$ and -SRC are Not Connected, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | $\begin{aligned} & \text { (NOTE 4) } \\ & \text { TEST } \\ & \text { LEVEL } \end{aligned}$ | TEMP. ( ${ }^{\circ} \mathrm{C}$ ) | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Falling Edge Propagation Delay vs Duty Cycle (Notes 9, 10) |  | B | 25 | -80 | 20 | 120 | ps |
| Active to HIZ Delay (Note 10) |  | B | 25 | 1.5 | 2.0 | 2.5 | ns |
| HIZ to Active Delay (Note 10) |  | B | 25 | 2.8 | 3.3 | 3.8 | ns |
| TRANSIENT RESPONSE ( L LOAD $^{\text {= }} 16$ inches of RG-58 Terminated with 5pF) |  |  |  |  |  |  |  |
| Rise/Fall Time | 1VP-P, 20\%-80\% (Note 11) | B | 25 | 350 | 450 | 500 | ps |
|  | 3V P-P, 10\%-90\% (Note 11) | B | 25 | 700 | 890 | 1000 | ps |
|  | $5 \mathrm{~V}_{\text {P-P, }} 10 \%-90 \%$ (Note 12) | B | 25 | 1.1 | 1.3 | 1.7 | ns |
| Rise/Fall Time Match (Note 12) |  | B | 25 | - | 100 | - | ps |
| Minimum Output Pulse Width (Note 13) | $1 \mathrm{~V}_{\text {P-P }}$ | B | 25 | - | 1.0 | - | ns |
|  | $3 V_{\text {P-P }}$ | B | 25 | - | 1.2 | - | ns |
|  | $5 \mathrm{~V}_{\text {P-P }}$ | B | 25 | - | 2.0 | - | ns |
| Overshoot/Undershoot/Preshoot | $3 \mathrm{~V}_{\text {P-P }}$ | B | 25 | - | 5 | - | \% |
| Data Settling Time (Note 14) | To 1\% | B | 25 | - | 10 | - | ns |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |  |
| Output Voltage Swing | No Load at $\mathrm{V}_{\mathrm{CC}}=11 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-6.2 \mathrm{~V}$ | A | 25 | -3 | - | 8 | V |
| Output Amplitude Voltage | $\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}$ | A | 25 | 0.25 | - | 9.0 | V |
| DC Output Resistance (Note 15) | -3 V to 8V | A | 25 | 45 | 47 | 49 | $\Omega$ |
| Output Leakage - HIZ | -3 V to 8V | A | 25 | -100 | - | 100 | nA |
| Output Capacitance - HIZ |  | C | 25 | - | 5 | - | pF |
| Output Current - Active |  | A | 25 | 80 | 100 | - | mA |
| Output Short Circuit Range (Note 3) |  | A | 25 | -4.0 | - | 9.0 | V |
| POWER SUPPLY CHARACTERISTICS ( $\mathrm{V}_{\text {HIGH }}=5 \mathrm{~V}$ Active, No Load) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {HIGH }}$ Power Supply Rejection Ratio (Note 16) |  | A | 25 | - | 14 | 40 | $\mathrm{mV} / \mathrm{V}$ |
| V LOW Power Supply Rejection Ratio (Note 16) |  | A | 25 | - | 14 | 40 | $\mathrm{mV} / \mathrm{V}$ |
| Total Supply Current |  | A | 25 | 90 | 96 | 98 | mA |
| $\mathrm{ICC1}^{\prime} / \mathrm{IEE}^{\text {S }}$ Supply Current |  | B | 25 | - | 74 | - | mA |
| ${ }^{\text {ICC2 }}$ / EE2 2 Supply Current |  | B | 25 | - | 22 | - | mA |
| Supply Voltage Range | $\mathrm{V}_{\mathrm{CC}}$ | A | 25 | 11.0 | 11.2 | 11.4 | V |
|  | $\mathrm{V}_{\mathrm{EE}}$ | A | 25 | -6.6 | -6.4 | -6.2 | V |
|  | $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {EE }}$ | A | 25 | 17.2 | - | 18.0 | V |
| Power Dissipation | $\mathrm{V}_{\mathrm{CC}}=11.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-6.4 \mathrm{~V}$, No Load | A | 25 | - | - | 1.72 | W |

## NOTES:

4. Test Level: $A=100 \%$ production tested, $B=$ Typical or limit based on lab characterization of a limited number of lots, $C=$ Design Information, goal or condition.
5. $\mathrm{V}_{\text {HIGH }}$ to $\mathrm{V}_{\text {LOW }}$ Interaction is measured as the change in $\mathrm{V}_{\text {OUT }}$ (the active channel) due to a change in the inactive channel. $\mathrm{V}_{\text {HIGH }}$ Interaction at 250 mV is measured as the deviation from 1 V as $\mathrm{V}_{\text {LOW }}$ is changed from 0 V to 750 mV (Referred to $\mathrm{V}_{\text {OUT }}$ ). $\mathrm{V}_{\text {LOW }}$ Interaction at 250 mV is measured as the deviation from 0 V as $\mathrm{V}_{\text {HIGH }}$ is changed from 1 V to 250 mV (Referred to $\mathrm{V}_{\text {OUT }}$ ).
6. For $\mathrm{V}_{\text {HIGH }}=0 \mathrm{~V}$ to 5 V , for $\mathrm{V}_{\mathrm{LOW}}=0 \mathrm{~V}$ to 5 V , Fullscale $=5 \mathrm{~V}, 0.1 \%=5 \mathrm{mV}$. Output Amplitude $\left(\mathrm{V}_{\text {HIGH }}-\mathrm{V}_{\text {LOW }}\right)=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$.
7. For $\mathrm{V}_{\text {HIGH }}=-2.5 \mathrm{~V}$ to 8 V , for $\mathrm{V}_{\text {LOW }}=-3.0 \mathrm{~V}$ to 7.5 V , Fullscale $=10.5 \mathrm{~V}, 0.1 \%=10.5 \mathrm{mV}$. Output Amplitude $\left(\mathrm{V}_{\text {HIGH }}-\mathrm{V}_{\text {LOW }}\right)=1 \mathrm{~V}_{\mathrm{P}}$-P.
8. 3 V Step, $50 \%$ duty cycle, 200 ns period.
9. $0 V$ to $3 V$ Step, 200 ns period, Pulse Width is varied from 5 ns to 195 ns .
10. Test is performed into a $50 \Omega$ load with a 3 V step. Measurement is made from the $50 \%$ of the input to $50 \%$ of output.
11. Limit based on calculation.
12. 5 V Step, $50 \%$ duty cycle, 100 ns period.
13. Minimum Pulse Width is measured $50 \%$ to $50 \%$ of specified amplitude with pulse peak at $100 \%$ of amplitude.
14. 3 V Step, measured from $50 \%$ of input to $\pm 1 \%$ of reference value at 50 ns .
15. Dynamic Output Resistance will be higher (Typ $48.5 \Omega$ ) than DC Output Resistance. DC Output Resistance is measured at OV with IOUT set from 0 mA to 40 mA .
16. $\mathrm{V}_{\mathrm{HIGH}}=2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOW}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=10.2 \mathrm{~V}$ to $11.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.4 \mathrm{~V}$ to -6.4 V .
17. Input voltages $\mathrm{V}_{\text {HIGH }}$ and $\mathrm{V}_{\text {LOW }}$ are corrected for Offset Voltage and Gain Error.

## Functional Block Diagram

The HFA5253 functional block diagram is shown in on the first page of this data sheet.
The control inputs, DATA and DATA, determine the output level. If DATA is at logic " 1 " and DATA is at logic " 0 ", the output level will be the same as $\mathrm{V}_{\text {HIGH }}$. If DATA is at logic " 0 " and DATA is at logic "1", the output will be the same as $V_{\text {LOW. }}$. The control inputs, HIZ and HIZ, cause the output to become either active or high-impedance. If HIZ is at logic " 1 " and $\overline{\text { HIZ }}$ is at logic " 0 ", the output will be in high impedance mode. If HIZ is at logic " 0 " and HIZ is at logic " 1 ", the output will be enabled. The output impedance in the enabled mode is trimmed to $50 \Omega$.

## Circuit Schematic

The Pin Driver circuit consists of a switch, an output buffer, and two differential control elements as shown in the circuit Schematic Diagram.
A two stage approach, separating the switch from the output buffer, allows the speed and accuracy requirements of the switch to be de-coupled from the load driving capability of the buffer.

The patented switch circuitry [3] uses cascaded emitter followers as input buffers and also to switch the input $\mathrm{V}_{\text {HIGH }}$ and $\mathrm{V}_{\text {LOW }}$ to node VSO. Dual differential pairs controlled by the data timing (DATA and $\overline{\text { DATA }}$ ) direct current to select either the $\mathrm{V}_{\text {HIGH }}$ or $\mathrm{V}_{\text {LOW }}$ switch. Matching transistor types and transdiodes improve linearity and lowers the voltage offset and offset drift. Stacking two emitter-base junctions allows the $\mathrm{V}_{\text {HIGH }}$ to $\mathrm{V}_{\text {LOW }}$ range to be extended to two Emitter - Base breakdown voltages of the process. The speed of the pin driver is largely determined by the current flowing through the switch
stage and the collector-base capacitance of the output stage transistors connected to the node VSO. The Slew Rate Control Pins, +SRC and -SRC, allow the user to control the amount of current available in the $\mathrm{V}_{\text {HIGH }}$ and $\mathrm{V}_{\text {LOW }}$ switch, respectively and thus the slew rate of node VSO.

The output stage consists of cascaded emitter followers constructed in a typical push-pull manner as shown in the Schematic Diagram. However, transdiodes are added to increase the voltage breakdown characteristics of the output during high impedance mode. HIZ and HIZ control the mode of the output stage. A trimmed, NiCr resistor is added to provide the $50 \Omega$ output impedance.

Overall, a symmetry of device types and paths is constructed to improve slew and delay symmetry. Both the $\mathrm{V}_{\text {HIGH }}$ to $\mathrm{V}_{\text {OUT }}$ path and the V LOW to VOUT path contain three NPN and three PNP transistors operating at similar collector currents. Thus the transient response of $\mathrm{V}_{\text {HIGH }}$ to $\mathrm{V}_{\text {LOW }}$ and $\mathrm{V}_{\text {LOW }}$ to $\mathrm{V}_{\text {HIGH }}$ are kept symmetrical. Also, a trimmable current reference (not shown) allows the AC parameters to be adjusted to maintain unit to unit consistency.

## Application Information

The HFA5253 is a pin driver designed for use in automatic test equipment (ATE) and high speed pulse generators. Pin drivers, especially those with very high-speed performance, have generally been implemented with discrete transistors (sometimes GaAs) on a circuit board or in a hybrid. Recent IC process improvements, specifically Harris' UHF1 process [2], have enabled the manufacturing of the 500 MHz and 800 MHz silicon monolithic pin drivers, HFA5250, HFA5251 and now the HFA5253.

## Schematic Diagram



The ultra high speed performance of the HFA5253 is a result of UHF1 process leverages: low parasitic collector-tosubstrate capacitance of the bonded wafer, low collector-tobase parasitic capacitance of the self-aligned base/emitter technology and ultra high $\mathrm{f}_{\mathrm{T}}$ NPN $(8 \mathrm{GHz})$ and PNP $(5.5 \mathrm{GHz})$ poly-silicon transistors.

## Definition of Terms

## $\mathrm{V}_{\mathrm{OH}}$ AND $\mathrm{V}_{\mathrm{OL}}$

Output High Voltage and Output Low Voltage. $\mathrm{V}_{\mathrm{OH}}$ is the voltage at $\mathrm{V}_{\text {OUT }}$ when the HIZ input is low and the DATA input is high. $\mathrm{V}_{\mathrm{OL}}$ is the voltage at $\mathrm{V}_{\text {OUT }}$ when HIZ is low and DATA is low. The $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ levels are set with the $\mathrm{V}_{\mathrm{HIGH}}$ and $V_{\text {LOW }}$ inputs respectively.

## OFFSET VOLTAGE

Offset Voltage is the DC error between the voltage placed on $\mathrm{V}_{\text {HIGH }}$ or $\mathrm{V}_{\text {LOW }}$ and the resulting $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$. $\mathrm{V}_{\mathrm{HIGH}}$ Offset Voltage Error is obtained by measuring $\mathrm{V}_{\mathrm{OH}}$ with $\mathrm{V}_{\text {HIGH }}$ set to 0 V and $\mathrm{V}_{\text {LOW }}$ set to -2.5 V to minimize interaction effects. VLOW Offset Voltage Error is the measurement of $\mathrm{V}_{\mathrm{OL}}$ with $\mathrm{V}_{\text {LOW }}$ set to 0 V and $\mathrm{V}_{\mathrm{HIGH}}$ set to +7.5 V .

## GAIN

Gain is defined as the ratio of output voltage change to input voltage change for a defined range. $\mathrm{V}_{\text {HIGH }}$ Gain is calculated with the following equation with $\mathrm{V}_{\text {LOW }}$ fixed at -2.5V:
$\mathrm{V}_{\text {HIGH }}$ GAIN $=\frac{\mathrm{V}_{\mathrm{OH}}\left(\mathrm{V}_{\text {HIGH }}{ }^{\text {at } 6.5 \mathrm{~V}}\right)-\mathrm{V}_{\mathrm{OH}}\left(\mathrm{V}_{\mathrm{HIGH}}{ }^{\text {at }-1 \mathrm{~V}}\right)}{7.5}$
$V_{\text {LOW }}$ Gain is calculated in a similar manner:
$\mathrm{V}_{\text {LOW }}{ }^{\text {GAIN }}=\frac{\mathrm{V}_{\text {OL }}\left(\mathrm{V}_{\text {LOW }}{ }^{\text {at }} 6 \mathrm{~V}\right)-\mathrm{V}_{\mathrm{OL}}\left(\mathrm{V}_{\text {LOW }}{ }^{\text {at }-1.5 \mathrm{~V}}\right)}{7.5}$
$\mathrm{V}_{\text {HIGH }}$ is held fixed at 7.5 V . These Gain calculations minimize the effects of Interaction and End Point Nonlinearities.

## LINEARITY ERROR

Linearity Error is a measure of output voltage worst case deviation from a straight line that has been corrected for offset and 7.5V Gain. Linearity Error is given as a percentage of fullscale and is done in two ranges, 5 V and 10.5 V . DATA is measure at 0.5 V steps from -2.5 V to 8 V for $\mathrm{V}_{\text {HIGH }}$ and -3 V to 7.5 V for $\mathrm{V}_{\text {LOW }}$. The Linearity Error equation is as follows for 10.5 V fullscale:
$\mathrm{V}_{\mathrm{OUT}}($ IDEAL $)=\mathrm{V}_{\text {IN }} \times$ Gain + Offset
Linearity Error $=\frac{\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {OUT }}(\text { IDEAL })}{10.5}$
The Linearity Error equation is as follows for 5V fullscale:
Linearity Error $=\frac{\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\mathrm{OUT}}(\text { IDEAL })}{5}$

Linearity Error is calculated for every data point in the range and the worst case value is recorded.

## $\mathrm{V}_{\text {HIGH }}$ TO $\mathrm{V}_{\text {LOW }}$ INTERACTION

$V_{\text {HIGH }}$ to $V_{\text {LOW }}$ Interaction is the change in $V_{\text {OUT }}$ (the active channel) due to the inactive channel. $\mathrm{V}_{\text {HIGH }}$ Interaction is measured as the change in $\mathrm{V}_{\mathrm{OH}}$ from 1 V as $\mathrm{V}_{\mathrm{LOW}}$ is moved from 0 V to 750 mV ( $\mathrm{V}_{\text {LOW }}$ is corrected for gain and offset errors). V LOW Interaction is measured as the change in $\mathrm{V}_{\mathrm{OL}}$ from 0 V as $\mathrm{V}_{\mathrm{HIGH}}$ is moved from 1 V to 250 mV (with $\mathrm{V}_{\text {HIGH }}$ corrected for gain and offset errors). The minimum recommended difference between $\mathrm{V}_{\text {HIGH }}$ and V LOW for the HFA5253 is 250 mV .

## Speed Advantage

Harris Pin Drivers on bonded-wafer technology definitely have a speed advantage, coming from the low collector-tosubstrate capacitance and the high $\mathrm{f}_{\mathrm{T}}$ of the transistors. In addition, the patented switching stage which fits uniquely to Harris' UHF1 process is another big contributor for the high speed. This switching circuitry requires low series-resistance NPN and PNP transdiodes available in UHF1. The rise and fall times of the pin driver are largely determined by the slew rate at the node VSO in the Schematic. The dominant mechanism for the slew rate is the charging/discharging of the collector-base capacitors of the transistors connected to the node VSO. The charging/discharging currents are coming from the switching stage current sources. The fast rise and fall times are achieved because of the negligible collector-tosubstrate capacitance and the small base-collector capacitance due to the self-aligned recessed oxide [2].

The DATA/ $\overline{D A T A}$ differential stage is not a factor for the speed if its current sources have enough current not to bottleneck the transient. However it should be noted that the propagation delay mismatch is determined by this stage. Sufficient current is allocated to the differential stage current sources to best match the low-to-high and high-to-low transient propagation delays.

The specified load condition is a 16 inch $50 \Omega$ SMA cable with a 5 pF capacitor at the end of the cable. This load simulates a typical ATE environment for a DUT (Device Under Test) with high impedance ( $>1 \mathrm{k} \Omega$ ) digital inputs. The rise/fall time for HFA5253 with $5 \mathrm{~V}_{\text {P-p }}$ is typically 1.3 ns . Pin drivers, built out of the same circuit structure as shown in the Schematic, can be made faster by trimming for a higher power supply current. Currently the pin driver has rise/fall times of less than 1 ns (10\% to $90 \%$ of $5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ ) when $\mathrm{I}_{\mathrm{CC}}$ is trimmed to 125 mA . Further speed enhancement will be made if there is a market demand.

## Basic ATE System Application

Figure 1 shows a pin driver in a typical per-pin ATE system. The pin driver works closely with the Dual-Level Comparator and the Active Load. When the DUT pin acts as an input waiting for a series of digital signals, the pin driver becomes active with a logic " 0 " applied on the HIZ pin and provides the DUT pin with digital signals. When the DUT pin acts as an output, the pin driver output will be in high impedance mode (HIZ) with a logic
"1" applied to the "HIZ" pin. During this high impedance mode the pin driver presents a capacitance of less than 5 pF to the DUT. Special care has to be taken to match the impedance (to $50 \Omega$ ) at the pin driver output to minimize reflections.

The Dual-Level Comparator detects the logic levels of the DUT pin when it acts as an output. The comparator has two threshold level inputs, $\mathrm{V}_{\mathrm{CH}}$ and $\mathrm{V}_{\mathrm{CL}}$. The logic level information of the DUT pin output is sent to the edge/window comparator through the Dual-Level Comparator. The edge/window comparator interprets this information in terms of corresponding transient performance in conjunction with the timing information. Thus it detects any possible failure transients.

The formatter sends a sequence of digital information to the pin driver which contains logic information over time. The Active Load is enabled when the DUT pin acts as an output. It simulates the load of the DUT pin by sinking or sourcing programmed current. Finally the sequencer controls the overall activities of the automatic testing.

## Decoupling Circuit for Oscillation-Free Operation

To ensure oscillation-free operation in ATE or pulse generator applications, the pin driver needs an appropriate decoupling circuit on a printed circuit board which consists of chip capacitors and chip resistors. Figures 2, 3, and 4 refer to a proven decoupling circuit currently working in the lab and a 1X scale film of its associated PC board (metal level). Do not connect the $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$ pins or the $\mathrm{V}_{\mathrm{EE} 1}$ and $\mathrm{V}_{\mathrm{EE} 2}$ pins together immediately, rather run separate traces until they can be joined at a large bypass capacitor $(0.1 \mu \mathrm{~F} \| 10.0 \mu \mathrm{~F})$.

The control pins, DATA, $\overline{\text { DATA }}, \mathrm{HIZ}$, and $\overline{\text { HIZ }}$ are fed ECL signals through $50 \Omega$ micro-strip lines terminated with $50 \Omega$ for impedance matching since the input impedance at these pins is much higher than $50 \Omega$. At the end of the micro-strip lines there is usually a high-speed pulse generator with an output impedance of $50 \Omega$. A $50 \Omega$ micro-strip line is
connected to each of the pins, $\overline{\text { DATA }}$ and $\overline{\text { HIZ }}$ through a $50 \Omega$ chip resistor to monitor the pulse signals.

PARTS LIST

| QTY | VALUE | COMPONENT |
| :---: | :---: | :--- |
| 6 | 470 pF | Chip Cap: 0805 |
| 4 | $0.1 \mu \mathrm{~F}$ | Chip Cap: 0805 |
| 2 | $10 \mu \mathrm{~F}$ | Tant. |
| 8 | $50 \Omega$ | Chip Res: 0805 |
| 2 | $100 \Omega$ | Chip Res: 0805 |
| 7 | SMA Jacks | Wide Body |
| 1 | 20 Lead PSOP | HFA5253 |
| 4 | $4-40$ | $1 "$ Standoff |
| 4 | Twisted Wire Assemblies with 4 Wires Each: <br> One for VCc $, V_{\text {HIGH }},+$ SRC, GND; and 1 for VEE,$V_{\text {LOW }}$, <br> -SRC, GND. |  |
| 2 |  |  |

The input pins, $\mathrm{V}_{\mathrm{HIGH}}, \mathrm{V}_{\mathrm{LOW}},+\mathrm{SRC}$, and -SRC need to be protected from any capacitively coupled AC noise. Normally this protection can be achieved by having a low pass filter consisting of a $50 \Omega$ chip resistor and a chip capacitor, 470pF for $\mathrm{V}_{\mathrm{HIGH}} / \mathrm{V}_{\text {LOW }}$ and $0.1 \mu \mathrm{~F}$ for + SRC/-SRC. Without this protection circuit the pin driver may oscillate due to signals fed back from the output through the PC board ground.

The power supply pins, $\mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}, \mathrm{~V}_{\mathrm{EE} 1}$, and $\mathrm{V}_{\mathrm{EE} 2}$, require decoupling chip capacitors of $470 \mathrm{pF}, 0.1 \mu \mathrm{~F}, 10 \mu \mathrm{~F}$. Having decoupling capacitors close to $\mathrm{V}_{\mathrm{CC} 2}$ and $\mathrm{V}_{\mathrm{EE} 2}$ is essential since large AC current will flow through either $\mathrm{V}_{\mathrm{CC} 2}$ or $\mathrm{V}_{\mathrm{EE} 2}$ during transients.

The output of the pin driver is usually connected to the device-under-test (DUT) through $50 \Omega$ micro-strip line and coaxial cable which carries the signal to a high input impedance DUT pin.


FIGURE 1. TYPICAL ATE SYSTEM


FIGURE 2. DECOUPLING CIRCUIT SCHEMATIC


FIGURE 3. 1X PC BOARD LAYOUT (BOTTOM VIEW)

## References

[1] Taewon Jung and Donald K. Whitney Jr., "A 500MHz ATE Pin Driver," Bipolar Circuits and Technology Meeting Proceedings, pp238-241, October 1992.
[2] Chris K. Davis et. al., "UHF1: A High Speed Complementary Bipolar Analog Process on SOI," Bipolar Circuits and Technology Meeting Proceedings, pp260-263, October 1992.


FIGURE 4. 1X PC BOARD LAYOUT (TOP VIEW)
[3] Donald K. Whitney Jr., "Symmetrical, High Speed, Voltage Switching Circuit," United States Patent Pending, Filed November 1991.

## Typical Performance Curves



FIGURE 5. 5V STEP RESPONSE vs SLEW RATE CONTROL


FIGURE 6. 5V STEP RESPONSE vs SLEW RATE CONTROL

## Typical Performance Curves (Continued)



FIGURE 7. MINIMUM PULSE WIDTH, 1V/DIV.; 500ps/DIV.


FIGURE 8. Vout ERROR vs $\mathrm{V}_{\text {IN }}$

## Typical Performance Curves (Continued)



FIGURE 9. $\mathrm{V}_{\text {HIGH }}$ LINEARITY ERROR 10.5V FULLSCALE


FIGURE 10. VLOW LINEARITY ERROR 10.5V FULLSCALE

## Typical Performance Curves (Continued)



FIGURE 11. $\mathrm{V}_{\mathrm{HIGH}} / \mathrm{V}_{\text {LOW }}$ INTERACTION


FIGURE 12. $\mathrm{V}_{\mathrm{HIGH}} / \mathrm{V}_{\text {LOW }}$ INTERACTION

## Typical Performance Curves (Continued)



FIGURE 13. HIZ OUTPUT LEAKAGE


FIGURE 14. (+) SLEW RATE vs ISteal

## Typical Performance Curves (Continued)



FIGURE 15. (-) SLEW RATE vs ISTEAL


NOTE: The family of curves shows slew rate as a function of common mode voltage. A voltage is provided for each trace specifying one level of the voltage step for which slew rate is measured. Example 1: Top Trace ( $\mathrm{V}_{\mathrm{HIGH}}=8 \mathrm{~V}$, ISTEAL $=0 \mathrm{~mA}$ ). A voltage step of 1 V goes from $\mathrm{V}_{\mathrm{LO}}=7 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{HIGH}}=8 \mathrm{~V}$ and a voltage step of 9 V goes from $\mathrm{V}_{\mathrm{LOW}}=-1 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{HIGH}}=8 \mathrm{~V}$. Example 2: Trace ( $\mathrm{V}_{\mathrm{LOW}}=-3 \mathrm{~V}$, ISTEAL $=0 \mathrm{~mA}$ ). A voltage step of 1 V goes from $\mathrm{V}_{\mathrm{LOW}}=-3 \mathrm{~V}$ to $\mathrm{V}_{\text {HIGH }}=-2 \mathrm{~V}$ and a voltage step of 9 V goes from $\mathrm{V}_{\mathrm{LOW}}=-3 \mathrm{~V}$ to $\mathrm{V}_{\text {HIGH }}=6 \mathrm{~V}$.

FIGURE 16. (+) SLEW RATE vs AMPLITUDE

## Typical Performance Curves (Continued)



NOTE: The family of curves shows slew rate as a function of common mode voltage. A voltage is provided for each trace specifying one level of the voltage step for which slew rate is measured. Example 1: Top Trace $\left(\mathrm{V}_{\text {HIGH }}=8 \mathrm{~V}\right.$, ISTEAL $\left.=0 \mathrm{~mA}\right)$. A voltage step of 1 V goes from $\mathrm{V}_{\text {HIGH }}=8 \mathrm{~V}$ to $\mathrm{V}_{\text {LOW }}=7 \mathrm{~V}$ and a voltage step of 9 V goes from $\mathrm{V}_{\text {HIGH }}=8 \mathrm{~V}$ to $\mathrm{V}_{\text {LOW }}=-1 \mathrm{~V}$. Example 2: Trace ( $\mathrm{V}_{\text {LOW }}=-3 \mathrm{~V}$, ISTEAL $=0 \mathrm{~mA}$ ). A voltage step of 1 V goes from $\mathrm{V}_{\text {HIGH }}=-2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{LOW}}=-3 \mathrm{~V}$ and a voltage step of 9 V goes from $\mathrm{V}_{\text {HIGH }}=6 \mathrm{~V}$ to $\mathrm{V}_{\text {LOW }}=-3 \mathrm{~V}$.

FIGURE 17. (-) SLEW RATE vs AMPLITUDE


FIGURE 18. 0.5V STEP RESPONSE vs CLOAD

## Typical Performance Curves (Continued)



FIGURE 19. 0.5 V STEP RESPONSE vs CloAd $^{\text {LIO }}$

## Die Characteristics

DIE DIMENSIONS:
$2670 \mu \mathrm{~m} \times 1730 \mu \mathrm{~m} \times 525 \mu \mathrm{~m}$
METALLIZATION:
Type: Metal 1: Cu (2\%) SiAl/TiW
Thickness: Metal 1: 8k $\AA \pm 0.4 \mathrm{k} \AA$
Backside: Gold
Type: Metal 2: Cu (2\%) AI
Thickness: Metal 2: $16 \mathrm{k} \AA \pm 0.8 \mathrm{k} \AA$

## PASSIVATION:

Nitride, $4 \mathrm{k} \AA \pm 0.5 \mathrm{k} \AA$
TRANSISTOR COUNT:
113
SUBSTRATE POTENTIAL:
Floating

Metallization Mask Layout


Power Small Outline Plastic Packages (PSOP)


TOP VIEW


POWER SOP PACKAGE
(HEAT SLUG SURFACE IS ELECTRICALLY FLOATING)

M20.3A
20 LEAD POWER SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | NOTES |  |  |
| A | 0.0926 | 0.1043 | 2.35 | 2.65 | - |  |  |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 | - |  |  |
| B | 0.013 | 0.0200 | 0.33 | 0.51 | 9 |  |  |
| C | 0.0091 | 0.0125 | 0.23 | 0.32 | - |  |  |
| D | 0.4961 | 0.5118 | 12.60 | 13.00 | 3 |  |  |
| D1 | 0.325 | 0.340 | 8.25 | 8.63 | 10 |  |  |
| E | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 |  |  |
| E1 | 0.175 | 0.190 | 4.44 | 4.82 | 10 |  |  |
| e | 0.050 |  | BSC | 1.27 |  |  |  |
| BSC | - |  |  |  |  |  |  |
| H | 0.394 | 0.419 | 10.00 | 10.65 | - |  |  |
| h | 0.010 | 0.029 | 0.25 | 0.75 | 5 |  |  |
| L | 0.016 |  | 0.050 | 0.40 | 1.27 |  |  |
| N | 20 |  |  | 20 |  |  | 7 |
| $\alpha$ | $0^{\circ}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |  |  |

NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension " $E$ " does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " $N$ " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch )
10. Exposed copper heat slug flush with top surface of package. All other dimensions conform to JEDEC MS-013AC Issue C.
11. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
