INTEGRATED CIRCUITS

DATA SHEET

FBL22041

3.3V BTL 7-bit Futurebus + transceiver (standard A-port)

Product specification Supersedes data of 1998 Feb 02 IC23 Data Handbook





3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL22041

FEATURES

- 7-bit BTL transceiver
- Separate I/O on TTL A-port
- Inverting
- Three separate pairs of driver enables in a 1 bit, 3 bit, 3 bit arrangement
- Drives heavily loaded backplanes with equivalent load impedances down to 10Ω.
- High drive 100mA BTL open collector drivers on B-port
- Allows incident wave switching in heavily loaded backplane buses
- Reduced BTL voltage swing produces less noise and reduces power consumption
- Built-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity
- Compatible with IEEE Futurebus+ or proprietary BTL backplanes
- Controlled output ramp and multiple GND pins minimize ground bounce
- Each BTL driver has a dedicated Bus GND for a signal return
- Glitch-free power up/power down operation
- Low I_{CC} current

- Tight output skew
- Supports live insertion
- Pins for the optional JTAG boundary scan function are provided
- High density packaging in plastic Quad Flatpack
- 5V compatible I/O on A-port
- The A port includes a series resistor of 30Ω making external terminating resistors unnecessary

DESCRIPTION

The FBL22041 is a 7-bit bidirectional BTL transceiver and is intended to provide the electrical interface to a high performance wired-OR bus. The FBL22041 is an inverting transceiver.

The B-port drivers are Low-capacitance open collectors with controlled ramp and are designed to sink 100mA. Precision band gap references on the B-port insure very good noise margins by limiting the switching threshold to a narrow region centered at 1.55V.

The FBL22041 is designed with a 30Ω series resistance in both the HIGH and LOW states of the output.

The FBL22041 is pin and function compatible with FB2041 but operates at a 3.3V supply voltage, greatly reducing power consumption.

QUICK REFERENCE DATA


SYMBOL	PA	RAMETER	TYPICAL	UNIT			
t _{PLH}	Prop	agation delay	4.1				
t _{PHL}		Aln to Bn	3.6	ns			
t _{PLH}	Prop	agation delay	5.2				
t _{PHL}	Ī	3n to AOn	5.1	ns			
C _{OB}	Output capa	citance (B0 - B6 only)	6	pF			
I _{OL}	Output cu	rrent (B0 - B6 only)	100	mA			
		Standby	6.0				
	t _{PHL} t _{PLH} Pro t _{PHL} C _{OB} Output cap	Aln to Bn (outputs Low or High)	5.1				
¹CC		Bn to AOn (outputs Low)	13.4	mA			
		Bn to AOn (outputs High)	10.6	1			

ORDERING INFORMATION

PACKAGE	COMMERCIAL RANGE $V_{CC} = 3.3V \pm 10\%$; $T_{amb} = 0$ to $+70$ °C	DWG No.
52-pin Plastic Quad Flatpack	FBL22041BB	SOT379-1

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL22041



The B-port interfaces to "Backplane Transceiver Logic" (See the IEEE 1194.1 BTL standard). BTL features low power consumption by reducing voltage swing (1Vp-p, between 1V and 2V) and reduced capacitive loading by placing an internal series diode on the drivers. BTL also provides incident wave switching, a necessity for high performance backplanes.

There are three separate pairs of driver enables in a 1 bit, 3 bit, 3 bit arrangement. The TTL/BTL output drivers for bit 0 are enabled with OEA1/OEB1, output drivers for bits 1–2–3 are enabled with OEA2/OEB2 and output drivers for bits 4–5–6 are enabled with OEA3/OEB3.

The A-port operates at TTL levels with separate I/O. The 3-state A-port drivers are enabled when OEAn goes High after an extra 6ns delay which is built in to provide a break-before-make function. When OEAn goes Low, A-port drivers become High impedance without any extra delay. During power on/off cycles, the A-port drivers are held in a High impedance state when V_{CC} is below 1.3V.

The B-port has an output enable, OEB0, which affects all seven drivers. When OEB0 is High and OEBn is Low the output driver will be enabled. When OEB0 is Low or if OEBn is High, the B-port drivers will be inactive and at the level of the backplane signal.

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL22041

PIN DESCRIPTION

SYMBOL	PIN NUMBER	TYPE	NAME AND FUNCTION				
ai0 – ai6	51, 2, 3, 8, 9, 14, 18	Input	Data inputs (TTL)				
aO0 – aO6	50, 52, 4, 6, 10, 12, 16	Output	3-state outputs (TTL)				
<u>b0</u> − <u>b6</u>	40, 38, 36, 34, 32, 30, 28	i/o	Data inputs/Open Collector outputs, High current drive (BTL)				
OEB0	46	Input	Enables the Bn outputs when High				
OEB1	45	Input	Enables the B0 output when Low				
OEB2	25	Input	Enables the B1 – B3 outputs when Low				
OEB3	26	Input	Enables the B4 – B6 outputs when Low				
OEA1	OEA1 47 Input Enables the A0 outputs who						
OEA2	1 11 11 11 11 11 11 11 11 11 11 11 11 1						
OEA3	24	Input Enables the A1 – A3 outputs when High					
bus gnd	41, 39, 37, 35, 33, 31, 29	GND	Bus ground (0V)				
LOGIC gnd	1, 5, 7, 11, 13, 15	GND	Logic ground (0V)				
LOGIC/bus V _{CC}	23, 43, 49	Power	Positive supply voltage				
BG V _{CC}	17	Power	Positive supply voltage BAND GAP				
BIAS V	48	Power	Positive supply voltage				
TMS	42	Input	Test Mode Select (no-connect)				
Tck	44	Input	Test Clock (no-connect)				
Tdi	22	Input	Test Data In (shorted to TDO)				
Tdo	21	Output	Test Data Out (TDI)				
BG GND	19	GND	BAND GAP GROUND (0V)				

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL22041

FUNCTION TABLE

MODE					INPUTS					OUT	UTS
MODE	Aln	Bn*	OEB0	OEB1	OEB2	OEB3	OEA1	OEA2	OEA3	AOn	Bn*
	L	_	Н	L	L	L	L	L	L	Z	H**
Aln to Bn	Н	_	Н	L	L	L	L	L	L	Z	L
	L	_	Н	L	L	L	Н	Н	Н	L	H**
	Н	_	Н	L	L	L	Н	Н	Н	Н	L
	L	_	Н	L	X	Х	L	L	L	Z	H**
Al0 to B0	Н	_	Н	L	Х	Х	L	L	L	Z	L
	L	_	Н	L	Х	Х	Н	Н	Н	L	H**
	Н		Н	L	Х	Х	Н	Н	Н	Н	L
	L		Н	Х	L	Х	L	L	L	Z	H**
Al1 – Al3 to B1 – B3	Н		Н	Х	L	Х	L	L	L	Z	L
	L		Н	Х	L	Х	Н	Н	Н	L	H**
	Н		Н	Х	L	Х	Н	Н	Н	Н	L
	L		Н	Х	Х	L	L	L	L	Z	H**
$AI4 - AI6$ to $\overline{B4} - \overline{B6}$	Н		Н	Х	Х	L	L	L	L	Z	L
	L		Н	Х	Х	L	Н	Н	Н	L	H**
	Н		Н	Х	Х	L	Н	Н	Н	Н	L
Disable Bn outputs	Х	Х	L	Х	Х	Х	Х	Х	Х	Х	H**
	Х	Х	Х	Н	Н	Н	Х	Х	Х	Х	H**
Disable B0 outputs	Х	Х	Н	Н	Х	Х	Х	Х	Х	Х	H**
Disable B1 – B3 outputs	Х	Х	Н	Х	Н	Х	Х	Х	Х	Х	H**
Disable B4 − B6 outputs	Х	Х	Н	Х	Х	Н	Х	Х	Х	Х	H**
	Х	L	L	Х	Х	Х	Н	Н	Н	Н	Input
Bn to AOn	Х	Н	L	Х	Х	Х	Н	Н	Н	L	Input
	Х	L	Х	Н	Н	Н	Н	Н	Н	Н	Input
	Х	Н	Х	Н	Н	Н	Н	Н	Н	L	Input
	Х	L	L	Х	Х	Х	Н	Х	Х	Н	Input
B0 to AO0	Х	Н	L	Х	Х	Х	Н	Х	Х	L	Input
	Х	L	Х	Н	Н	Н	Н	Х	Х	Н	Input
	Х	Н	Х	Н	Н	Н	Н	Х	Х	L	Input
	Х	L	L	Х	Х	Х	Х	Н	Х	Н	Input
B1 – B3 to AO1 – AO3	Х	Н	L	Х	Х	Х	Х	Н	Х	L	Input
	Х	L	Х	Н	Н	Н	Х	Н	Х	Н	Input
	Х	Н	Х	Н	Н	Н	Х	Н	Х	L	Input
	Х	L	L	Х	Х	Х	Х	Х	Н	Н	Input
$\overline{B4} - \overline{B6}$ to AO4 – AO6	Х	Н	L	Х	Х	Х	Х	Х	Н	L	Input
	Х	L	Х	Н	Н	Н	Х	Х	Н	Н	Input
	Х	Н	Х	Н	Н	Н	Х	Х	Н	L	Input
Disable AOn outputs	Х	Х	Х	Х	Х	Х	L	L	L	Z	Х
Disable AO0 outputs	Х	Х	Х	Х	Х	Х	L	Х	Х	Z	Х
Disable AO1 – AO3 outputs	Х	Х	Х	Х	Х	Х	Х	L	Х	Z	Х
Disable AO4 – AO6 outputs	Х	Х	Х	Х	Х	Х	Х	Х	L	Z	Х

NOTES:

H = High voltage levelL = Low voltage level

X = Don't care

Z = High-impedance (OFF) state — = Input not externally driven

H** = Goes to level of pull-up voltage

 B^* = Precaution should be taken to ensure B inputs do not float. If they do, they are equal to Low state.

Z = High-impedance (OFF) state

— = Input not externally driven

H** = Goes to level of pull-up voltage


 B^* = Precaution should be taken to ensure B inputs do not float.

If they do, they are equal to Low state.

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL22041

LOGIC DIAGRAM



3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL22041

ABSOLUTE MAXIMUM RATINGS
Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.

SYMBOL	PARA	AMETER	RATING	UNIT
V _{CC}	Supply voltage		-0.5 to +4.6	V
Var	Input voltage	AI0 – AI6, OEB0, OEBn, OEAn	-0.5 to +7.0	V
VIN	V _{IN} Input voltage	B0 – B6	-0.5 to +3.5	
I _{IN}	Input current	V _{IN} < 0	-50	1
V _{OUT}	Voltage applied to output in High outp	out state	-0.5 to +7.0	V
lau-	Current applied to output in	AO0 – AO6	48, –24	mA
lout	Low output state/High output state	<u>B0 – B6</u>	200	
T _{STG}	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER			COMMERCIAL LIMITS $V_{CC} = 3.3V\pm10\%;$ $T_{amb} = 0 \text{ to } +70^{\circ}\text{C}$					
			MIN	TYP	MAX				
V _{CC}	Supply voltage		3.0	3.3	3.6	V			
V	High-level input voltage	Except B0-B6	2.0			V			
V _{IH}	I light-level input voltage	B0 – B6	1.62	1.55		1			
V.,	Low-level input voltage	Except B0-B6			0.8	V			
V _{IL}	Low-level input voltage	B0 – B6			1.47	1			
I _{IK}	Input clamp current				-18	mA			
I _{OH}	High-level output current	AO0 – AO6			-12	mA			
la.	Low-level output current	AO0 – AO6			12	mA			
l _{OL}	Low-level output current	B0 – B6			100	1			
C _{OB}	Output capacitance on B port	ut capacitance on B port				pF			
T _{amb}	Operating free-air temperature range		0		+70	°C			

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL22041

LIVE INSERTION SPECIFICATIONS

SYMBOL		PARAMETER		LIMITS		UNIT	
STIMBUL		PARAMETER	MIN	TYP	MAX	ONLI	
V _{BIASV}	Bias pin voltage	Voltage difference between the Bias voltage and V _{CC} after the PCB is plugged in.	-	_	0.5	V	
	Bias pin (I _{BIASV}) input	V _{CC} = 0 V, Bias V = 3.6V			1.2	mA	
IBIASV	DC current	V _{CC} = 3.3V, Bias V = 3.6V			10	μΑ	
V _{Bn}	Bus voltage during prebias	$\overline{B0} - \overline{B8} = 0$ V, Bias V = 3.3V	1.62		2.1	V	
I _{LM}	Fall current during prebias	$\overline{B0} - \overline{B8} = 2V$, Bias V = 1.3 to 2.5V			1	μΑ	
I _{HM}	Rise current during prebias	$\overline{B0} - \overline{B8} = 1V$, Bias V = 3 to 3.6V	-1			μΑ	
I Bn PEAK	Peak bus current during insertion	$V_{CC} = 0$ to 3.3V, $\overline{B0} - \overline{B8} = 0$ to 2.0V, Bias V = 2.7 to 3.6V, OEB0 = 0.8V, $t_r = 2$ ns			10	mA	
I OFF	Dawar un aurrant	V _{CC} = 0 to 3.3V, OEB0 = 0.8V			100	^	
I _{OL} OFF	Power up current	$V_{CC} = 0$ to 1.2V, OEB0 = 0 to 5V			100	μΑ	
t _{GR}	Input glitch rejection	$V_{CC} = 3.3V$	1.0	1.35		ns	

DC ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range unless otherwise noted.

OVMDOL	DADAME	ren.	TEST SOMBITIONS		LIMITS				
SYMBOL	PARAMET	IER	TEST CONDITIONS ¹	MIN	TYP ²	MAX	UNIT		
I _{OH}	High level output current	B0 – B6	$V_{CC} = MAX, V_{IL} = MAX, V_{OH} = 1.9V$			100	μΑ		
l _{OFF}	Power-off output current	B0 – B6	$V_{CC} = 0V, V_{IL} = MAX, V_{OH} = 1.9V$			100	μΑ		
	High-level output		V_{CC} = MIN to MAX; I_{OH} = -100 μ A	V _{CC} -0.2			V		
V _{OH}	voltage	AO0 – AO6 ³	V _{CC} = MIN; I _{OH} = -4mA	2.4			V		
			V _{CC} = MIN; I _{OH} = -12mA	2.0			V		
		100 1003	V _{CC} = MIN; I _{OL} = 4mA			0.4	V		
V _{OL}	Low-level output voltage	AO0 – AO6 ³	V _{CC} = MIN; I _{OL} = 12mA			0.8	V		
		B0 – B6	$V_{CC} = MIN, I_{OL} = 4mA$	0.5			ا را		
			$V_{CC} = MIN, I_{OL} = 100mA$	0.75	1.0	1.20	V		
V _{IK}	Input clamp voltage		$V_{CC} = MIN$, $I_I = I_{IK} = -18mA$		-0.85	-1.2	V		
		Control pins	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND			±1.0			
l _I	Control/ Input leakage current Al0 – Al6		V _{CC} = 0V or 3.6V; V _I = 5.5V				μΑ		
I _I II		AI0 – AI6	$V_{CC} = 3.6V; V_{I} = V_{CC}$			1			
		Note 4	$V_{CC} = 3.6V; V_I = 0V$			- 5	1 1		
			$V_{CC} = MAX, V_I = 1.9V$			100	μΑ		
I _{IH}	High-level input current	<u>B0</u> − <u>B6</u>	$V_{CC} = MAX$, $V_I = 3.5V$, note 5	100			mA		
			V _{CC} = MAX, V _I = 3.75V @ −40°C	100			mA		
I _{IL}	Low-level input current	B0 – B6	$V_{CC} = MAX, V_I = 0.75V$			-100	μΑ		
I _{OZH}	Off-state output current	AO0 – AO6	$V_{CC} = MAX, V_O = 3V$			5	μΑ		
I _{OZL}	Off-state output current	AO0 – AO6	$V_{CC} = MAX, V_O = 0.5V$			-5	μΑ		
		I _{CCZ} (standby)	$V_{CC} = MAX$		6.0	13.0			
Ι.	Committee accomment (tests !)	I _{CCB,} Aln to Bn	V _{CC} = MAX, outputs Low or High		5.1	10.0			
Icc	Supply current (total)	I _{CCA,} Bn to AOn	V _{CC} = MAX, outputs Low		13.4	19.5	mA		
		I _{CCA,} Bn to AOn	V _{CC} = MAX, outputs High		10.6	16.0	<u> </u>		

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions for the applicable type.
 All typical values are at V_{CC} = 3.3V, T_A = 25°C.
 Due to test equipment limitations, actual test conditions are V_{IH} = 1.8V and V_{IL} = 1.3V for the B side.

- 4. Unused pins are at V_{CC} or GND.
- 5. For B port input voltage between 3 and 5 volt; IIH will be greater than 100mA but the part will continue to function normally (clamping circuit is active).

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL22041

AC ELECTRICAL CHARACTERISTICS (Commercial)

					PORT LIN	MITS		
SYMBOL	PARAMETER	TEST CONDITION	T _{amb} = C _L =	+25°C, V _{CC} 50pF, R _L =	; = 3.3V, 500 Ω	$V_{CC} = 3$.	to 70°C, 3V±10%, R _L = 500Ω	UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay, Bn to AOn	Waveform 1, 2	4.2 4.1	5.2 5.1	6.2 6.1	3.9 3.9	7.0 6.8	ns
t _{PZH} t _{PZL}	Output enable time, OEA to AOn	Waveform 4, 5	5.8 2.7	7.1 4.5	8.5 8.0	5.4 2.5	9.4 8.5	ns
t _{PHZ} t _{PLZ}	Output disable time, OEA to AOn	Waveform 4, 5	3.9 3.7	5.2 4.8	6.5 6.0	3.6 3.3	7.0 7.3	ns
t _{TLH} t _{THL}	Transition time, AOn Port (10% to 90% or 90% to 10%)	Test Circuit and Waveforms	0.8 0.6	1.6 1.1	2.8 1.7	0.7 0.5	3.0 2.0	ns
t _{SK} (o)	Output skew between receivers in same package ¹	Waveform 3		0.4	1.5		1.5	ns
		B PORT LIMITS T = 1.25°C V = 3.2V						
SYMBOL	PARAMETER	TEST CONDITION	T _{amb} = C _D =	+25°C, V _{CC} = 30pF, R _U :	= 3.3V, = 9Ω	$T_{amb} = 0$ $V_{CC} = 3.$ $C_D = 30pI$	UNIT	
t _{PLH} t _{PHL}	Propagation delay, Aln to Bn	Waveform 1, 2	3.2 2.9	4.1 3.6	5.0 4.4	2.9 2.7	5.8 4.9	ns
t _{PLH} t _{PHL}	Enable/disable time, OEB0 to Bn	Waveform 2	3.9 3.5	4.7 4.4	5.5 5.4	3.5 3.2	6.4 5.9	ns
t _{PLH} t _{PHL}	Enable/disable time, OEB1 to Bn	Waveform 1	4.1 3.0	5.0 3.9	5.9 4.8	3.8 2.6	6.6 5.5	ns
t _{TLH} t _{THL}	Transition time, Bn Port (1.3V to 1.8V)	Test Circuit and Waveforms	1.3 0.4	1.9 0.8	2.8 1.4	1.2 0.4	3.0 1.5	ns
t _{SK} (o)	Output skew between drivers in same package ¹	Waveform 3		0.3	1.4		1.4	ns
SYMBOL	PARAMETER	TEST CONDITION		$R_U = 16.5\Omega$		R _U =	16.5Ω	UNIT
t _{PLH}	Propagation delay, Aln to Bn	Waveform 1, 2	3.2 2.9	4.1 3.6	5.0 4.9	2.9 2.6	5.8 4.9	ns
t _{PLH} t _{PHL}	Enable/disable time, OEB0 to Bn	Waveform 2	3.9 3.5	4.7 4.4	5.5 5.4	3.5 3.2	6.4 5.9	ns
t _{PLH} t _{PHL}	Enable/disable time, OEB1 to Bn	Waveform 1	4.1 3.0	5.0 3.9	5.9 4.8	3.8 2.6	6.6 5.5	ns
t _{TLH} t _{THL}	Transition time, Bn Port (1.3V to 1.8V)	Test Circuit and Waveforms	1.3 0.4	1.9 0.8	2.8 1.4	1.2 0.4	3.0 1.5	ns
t _{SK} (o)	Output skew between drivers in same package ¹	Waveform 3		0.3	1.4		1.4	ns


NOTES:

Itanicular to output path where N and M are either LH or HL. Skew times are valid only under same test conditions (temperature, V_{CC}, loading, etc.).

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL22041


AC WAVEFORMS



3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL22041


TEST CIRCUIT AND WAVEFORMS




Test Circuit for 3-State Outputs on A Port

SWITCH POSITION FOR ALL A-PORTS

TEST	SWITCH
t _{PLH} , t _{PHL}	OPEN
t _{PLZ,} t _{PZL}	CLOSED
t _{PHZ} , t _{PZH}	GND



Test Circuit for Outputs on B Port



 $V_{M} = 1.55V$ for \overline{Bn} , $V_{M} = 1.5V$ for all others. **Input Pulse Definitions**

Family	INPUT PULSE REQUIREMENTS												
FB+	Amplitude	Low V	Rep. Rate	tw	t _{TLH}	t _{THL}							
A Port	3.0V	0.0V	1MHz	500ns	2.5ns	2.5ns							
B Port	2.0V 1.0V		1MHz	500ns	2.5ns	2.5ns							

DEFINITIONS:

R_L = Load Resistor; see AC CHARACTERISTICS for value.
C_L = Load capacitance includes jig and probe capacitance; see AC

CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

Load capacitance includes jig and probe capacitance; see AC C_D

CHARACTERISTICS for value.

Pull up resistor; see AC CHARACTERISTICS for value.


SG00090

3.3V BTL 7-bit Futurebus + transceiver (standard A-port)

FBL22041

QFP52: plastic quad flat package; 52 leads (lead length 1.6 mm); body 10 x 10 x 2.0 mm

SOT379-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	Α3	bp	O	D ⁽¹⁾	E ⁽¹⁾	е	H _D	HE	L	Lp	ø	>	w	У	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
mm	2.45	0.45 0.25	2.10 1.95	0.25	0.38 0.22	0.23 0.13	10.1 9.9	10.1 9.9	0.65	13.45 12.95	13.45 12.95	1.60	0.95 0.65	1.05 0.90	0.20	0.12	0.10	1.24 0.95	1.24 0.95	7° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT379-1		MO-108			95-02-04	

3.3V BTL 7-bit Futurebus + transceiver (standard A-port)

FBL22041

NOTES

3.3V BTL 7-bit Futurebus + transceiver (standard A-Port)

74FBL22041

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04279

Let's make things better.

Philips Semiconductors



