

---

# HM514800D Series

# HM51S4800D Series

524,288-word × 8-bit Dynamic RAM

# HITACHI

ADE-203-687(Z)  
Preliminary  
Rev. 0.0  
Dec. 3, 1996

---

## Description

The Hitachi HM51(S)4800D are CMOS dynamic RAM organized as 524,288-word × 8-bit. HM51(S)4800D have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM51(S)4800D offer Fast Page Mode as a high speed access mode. They have the package variations of standard 400-mil 28-pin plastic SOJ and standard 400-mil 28-pin plastic TSOPII. Internal refresh timer enables HM51S4800D self refresh operation.

## Features

- Single 5 V (± 10%)
- Access time: 60 ns/70 ns/80 ns (max)
- Power dissipation
  - Active mode: 605 mW/550 mW/495 mW (max)
  - Standby mode: 11 mW (max)  
: 1.1 mW (max) (L-version)
- Fast page mode capability
- Refresh cycles
  - 1,024 refresh cycles: 16 ms  
: 128 ms (L-version)
- 2 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
- Battery backup operation (L-version)
- Self refresh operation (HM51S4800D)

Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.

---

## HM514800D Series, HM51S4800D Series


---

### Ordering Information


Type No.	Access time	Package
HM514800DJ-6	60 ns	400-mil 28-pin plastic SOJ (CP-28D)
HM514800DJ-7	70 ns	
HM514800DJ-8	80 ns	
HM514800DLJ-6	60 ns	
HM514800DLJ-7	70 ns	
HM514800DLJ-8	80 ns	
HM51S4800DJ-6	60 ns	
HM51S4800DJ-7	70 ns	
HM51S4800DJ-8	80 ns	
HM51S4800DLJ-6	60 ns	
HM51S4800DLJ-7	70 ns	
HM51S4800DLJ-8	80 ns	
HM514800DTT-6	60 ns	400-mil 28-pin plastic TSOP II (TTP-28D)
HM514800DTT-7	70 ns	
HM514800DTT-8	80 ns	
HM514800DLTT-6	60 ns	
HM514800DLTT-7	70 ns	
HM514800DLTT-8	80 ns	
HM51S4800DTT-6	60 ns	
HM51S4800DTT-7	70 ns	
HM51S4800DTT-8	80 ns	
HM51S4800DLTT-6	60 ns	
HM51S4800DLTT-7	70 ns	
HM51S4800DLTT-8	80 ns	

---

## Pin Arrangement



(Top view)




(Top view)

## Pin Description

Pin name	Function
A0 to A9	Address input – Row address            A0 to A9 – Column address        A0 to A8 – Refresh address        A0 to A9
I/O0 to I/O7	Data-input/output
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{CAS}}$	Column address strobe
$\overline{\text{WE}}$	Read/write enable
$\overline{\text{OE}}$	Output enable
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground
NC	No connection

# HM514800D Series, HM51S4800D Series

## Block Diagram



## Operation Mode

The HM51(S)4800D series has the following 11 operation modes.

1. Read cycle
2. Early write cycle
3. Delayed write cycle
4. Read-modify-write cycle
5.  $\overline{\text{RAS}}$ -only refresh cycle
6.  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle
7. Self refresh cycle (HM51S4800D)
8. Fast page mode read cycle
9. Fast page mode early write cycle
10. Fast page mode delayed write cycle
11. Fast page mode read-modify-write cycle

### Inputs

$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Output	Operation
H	H	D	D	Open	Standby
H	L	H	L	Valid	Standby
L	L	H	L	Valid	Read cycle
L	L	L <sup>2</sup>	D	Open	Early write cycle
L	L	L <sup>2</sup>	H	Undefined	Delayed write cycle
L	L	H to L	L to H	Valid	Read-modify-write cycle
L	H	D	D	Open	$\overline{\text{RAS}}$ -only refresh cycle
H to L	L	D	D	Open	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle Self refresh cycle (HM51S4800D)
L	H to L	H	L	Valid	Fast page mode read cycle
L	H to L	L <sup>2</sup>	D	Open	Fast page mode early write cycle
L	H to L	L <sup>2</sup>	H	Undefined	Fast page mode delayed write cycle
L	H to L	H to L	L to H	Valid	Fast page mode read-modify-write cycle
L	L	H	H	Open	Read cycle (Output disabled)

Notes: 1. H: High (inactive) L: Low (active) D: H or L

2.  $t_{\text{wCS}} \geq 0 \text{ ns}$  Early write cycle

$t_{\text{wCS}} < 0 \text{ ns}$  Delayed write cycle

# HM514800D Series, HM51S4800D Series

## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Supply voltage relative to $V_{SS}$	$V_{CC}$	-1.0 to +7.0	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	$P_T$	1.0	W
Operating temperature range	$T_{opr}$	0 to +70	°C
Storage temperature range	$T_{stg}$	-55 to +125	°C

## Recommended DC Operating Conditions ( $T_a = 0$ to $+70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	$V_{SS}$	0	0	0	V	2
	$V_{CC}$	4.5	5.0	5.5	V	1, 2
Input high voltage	$V_{IH}$	2.4	—	6.5	V	1
Input low voltage	$V_{IL}$	-1.0	—	0.8	V	1

Notes: 1. All voltage referred to  $V_{SS}$ .

2. The supply voltage with all  $V_{CC}$  pins must be on the same level.

The supply voltage with all  $V_{SS}$  pins must be on the same level.

## DC Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ , $V_{CC} = 5\text{ V} \pm 10\%$ , $V_{SS} = 0\text{ V}$ ) \*5

Parameter	Symbol	HM514800D, HM51S4800D						Unit	Test conditions
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
Operating current <sup>1,2</sup>	$I_{CC1}$	—	120	—	110	—	100	mA	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ cycling $t_{RC} = \text{min}$
Standby current	$I_{CC2}$	—	2	—	2	—	2	mA	TTL interface $\overline{\text{RAS}}$ , $\overline{\text{CAS}} = V_{IH}$ Dout = High-Z
		—	1	—	1	—	1	mA	CMOS interface $\overline{\text{RAS}}$ , $\overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$ Dout = High-Z
Standby current (L-version)	$I_{CC2}$	—	200	—	200	—	200	$\mu\text{A}$	CMOS interface $\overline{\text{RAS}}$ , $\overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$ Dout = High-Z
$\overline{\text{RAS}}$ -only refresh current <sup>2</sup>	$I_{CC3}$	—	120	—	110	—	100	mA	$t_{RC} = \text{min}$

# HM514800D Series, HM51S4800D Series

**DC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ) \*5 (cont)

Parameter	Symbol	HM514800D, HM51S4800D						Unit	Test Conditions
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
CAS-before-RAS refresh current <sup>4</sup>	$I_{CC6}$	—	120	—	110	—	100	mA	$t_{RC} = \text{min}$
Fast page mode current <sup>*1,3</sup>	$I_{CC7}$	—	120	—	110	—	100	mA	$t_{PC} = \text{min}$
Battery backup current <sup>*4</sup> (Standby with CBR refresh) (L-version)	$I_{CC10}$	—	300	—	300	—	300	$\mu\text{A}$	Standby: CMOS interface Dout = High-Z CBR refresh: $t_{RC} = 125\ \mu\text{s}$ $t_{RAS} \leq 1\ \mu\text{s}$ , $\overline{\text{CAS}} = V_{IL}$ $\overline{\text{WE}} = V_{IH}$
Self refresh mode current (HM51S4800D)	$I_{CC11}$	—	1	—	1	—	1	mA	CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \leq 0.2\text{ V}$ Dout = High-Z
Self refresh mode current (HM51S4800DL)	$I_{CC11}$	—	200	—	200	—	200	$\mu\text{A}$	CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \leq 0.2\text{ V}$ Dout = High-Z
Input leakage current	$I_{LI}$	-10	10	-10	10	-10	10	$\mu\text{A}$	$0\text{ V} \leq V_{in} \leq 6.5\text{ V}$
Output leakage current	$I_{LO}$	-10	10	-10	10	-10	10	$\mu\text{A}$	$0\text{ V} \leq V_{out} \leq 6.5\text{ V}$ Dout = disable
Output high voltage	$V_{OH}$	2.4	$V_{CC}$	2.4	$V_{CC}$	2.4	$V_{CC}$	V	High Iout = -5 mA
Output low voltage	$V_{OL}$	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA

- Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected  $I_{CC}$  max is specified at the output open condition.  
 2. Address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .  
 3. Address can be changed once or less while  $\overline{\text{CAS}} = V_{IH}$ .  
 4.  $V_{IH} \geq V_{CC} - 0.2\text{ V}$ ,  $V_{IL} \leq 0.2\text{ V}$ ; Address can be changed once or less while  $\overline{\text{CAS}} = V_{IL}$ .  
 5. The supply voltage with all  $V_{CC}$  pins must be on the same level.  
 The supply voltage with all  $V_{SS}$  pins must be on the same level.

**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ )

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	$C_{I1}$	—	5	pF	1
Input capacitance (Clocks)	$C_{I2}$	—	7	pF	1
Output capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
 2.  $\overline{\text{CAS}} = V_{IH}$  to disable Dout.

# HM514800D Series, HM51S4800D Series

AC Characteristics ( $T_a = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ) <sup>\*1, \*14, \*15</sup>

## Test conditions

- Input rise and fall time: 5 ns
- Input levels: 0 V, 3 V
- Input timing reference levels: 0.8 V, 2.4 V
- Output load: 2 TTL gate +  $C_L$  (100 pF) (Including scope and jig)

## Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514800D, HM51S4800D						Unit	Notes
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	110	—	130	—	150	—	ns	
$\overline{RAS}$ precharge time	$t_{RP}$	40	—	50	—	60	—	ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	60	10000	70	10000	80	10000	ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	15	10000	20	10000	20	10000	ns	
Row address setup time	$t_{ASR}$	0	—	0	—	0	—	ns	
Row address hold time	$t_{RAH}$	10	—	10	—	10	—	ns	
Column address setup time	$t_{ASC}$	0	—	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	15	—	15	—	15	—	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	45	20	50	20	60	ns	8
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	30	15	35	15	40	ns	9
$\overline{RAS}$ hold time	$t_{RSH}$	20	—	20	—	20	—	ns	
$\overline{CAS}$ hold time	$t_{CSH}$	60	—	70	—	80	—	ns	
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	10	—	10	—	10	—	ns	
$\overline{OE}$ to Din delay time	$t_{ODD}$	15	—	20	—	20	—	ns	
$\overline{OE}$ delay time from Din	$t_{DZO}$	0	—	0	—	0	—	ns	
$\overline{CAS}$ setup time from Din	$t_{DZC}$	0	—	0	—	0	—	ns	
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	7
Refresh period	$t_{REF}$	—	16	—	16	—	16	ms	
Refresh period (L-version)	$t_{REF}$	—	128	—	128	—	128	ms	



## Read Cycle

		HM514800D, HM51S4800D							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	60	—	70	—	80	ns	2, 3
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	15	—	20	—	20	ns	3, 4, 13
Access time from address	$t_{\text{AA}}$	—	30	—	35	—	40	ns	3, 5, 13
Access time from $\overline{\text{OE}}$	$t_{\text{OAC}}$	—	15	—	20	—	20	ns	
Read command setup time	$t_{\text{RCS}}$	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	0	—	0	—	ns	
Column address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	30	—	35	—	40	—	ns	
Output buffer turn-off time	$t_{\text{OFF1}}$	0	15	0	15	0	15	ns	6
Output buffer turn-off to $\overline{\text{OE}}$	$t_{\text{OFF2}}$	0	15	0	15	0	15	ns	6
$\overline{\text{CAS}}$ to Din delay time	$t_{\text{CDD}}$	15	—	15	—	15	—	ns	

## Write Cycle

		HM514800D, HM51S4800D							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	$t_{\text{WCS}}$	0	—	0	—	0	—	ns	10
Write command hold time	$t_{\text{WCH}}$	15	—	15	—	15	—	ns	
Write command pulse width	$t_{\text{WCP}}$	10	—	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{\text{RWL}}$	15	—	20	—	20	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	15	—	20	—	20	—	ns	
Data-in setup time	$t_{\text{DS}}$	0	—	0	—	0	—	ns	11
Data-in hold time	$t_{\text{DH}}$	15	—	15	—	15	—	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{OE}}$ delay time	$t_{\text{COD}}$	—	0	—	0	—	0	ns	18

# HM514800D Series, HM51S4800D Series

## Read-Modify-Write Cycle

Parameter	Symbol	HM514800D, HM51S4800D						Unit	Notes
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	$t_{RWC}$	150	—	180	—	200	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	$t_{RWD}$	80	—	95	—	105	—	ns	10
$\overline{CAS}$ to $\overline{WE}$ delay time	$t_{CWD}$	35	—	45	—	45	—	ns	10
Column address to $\overline{WE}$ delay time	$t_{AWD}$	50	—	60	—	65	—	ns	10
$\overline{OE}$ hold time from $\overline{WE}$	$t_{OEH}$	15	—	20	—	20	—	ns	

## Refresh Cycle

Parameter	Symbol	HM514800D, HM51S4800D						Unit	Notes
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
$\overline{CAS}$ setup time (CBR refresh cycle)	$t_{CSR}$	10	—	10	—	10	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	$t_{CHR}$	10	—	10	—	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	10	—	10	—	10	—	ns	
$\overline{CAS}$ precharge time in normal mode	$t_{CPN}$	10	—	10	—	10	—	ns	

## Fast Page Mode Cycle

Parameter	Symbol	HM514800D, HM51S4800D						Unit	Notes
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
Fast page mode cycle time	$t_{PC}$	40	—	45	—	50	—	ns	
Fast page mode $\overline{CAS}$ precharge time	$t_{CP}$	10	—	10	—	10	—	ns	
Fast page mode $\overline{RAS}$ pulse width	$t_{RASC}$	—	100000	—	100000	—	100000	ns	12
Access time from $\overline{CAS}$ precharge	$t_{ACP}$	—	35	—	40	—	45	ns	3, 13
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	$t_{RHCP}$	35	—	40	—	45	—	ns	

## Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM514800D, HM51S4800D						Unit	Notes
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
Fast page mode read-modify-write cycle CAS precharge to WE delay time	$t_{CPW}$	55	—	65	—	70	—	ns	
Fast page mode read-modify-write cycle time	$t_{PCM}$	80	—	95	—	100	—	ns	

## Self-Refresh Mode

Parameter	Symbol	HM514800D, HM51S4800D						Unit	Notes
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
$\overline{RAS}$ pulse width (self-refresh)	$t_{RASS}$	100	—	100	—	100	—	$\mu s$	19, 20, 21, 22
$\overline{RAS}$ precharge time (self-refresh)	$t_{RPS}$	110	—	130	—	150	—	ns	
$\overline{CAS}$ hold time (self-refresh)	$t_{CHS}$	-50	—	-50	—	-50	—	ns	

## HM514800D Series, HM51S4800D Series

- Notes:
1. AC measurements assume  $t_{\tau} = 5$  ns.
  2. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ . If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
  3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  4. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ .
  5. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$ .
  6.  $t_{\text{OFF}}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
  7.  $V_{\text{IH}}(\text{min})$  and  $V_{\text{IL}}(\text{max})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}}$  and  $V_{\text{IL}}$ .
  8. Operation with the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met,  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only, if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
  9. Operation with the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met,  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only, if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
  10.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ ,  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$  and  $t_{\text{CPW}} \geq t_{\text{CPW}}(\text{min})$ , the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  11. These parameters are referred to  $\overline{\text{CAS}}$  leading edge in an early write cycle and to  $\overline{\text{WE}}$  leading edge in a delayed write or a read-modify-write cycle.
  12.  $t_{\text{RASC}}$  defines  $\overline{\text{RAS}}$  pulse width in fast page mode cycles.
  13. Access time is determined by the longest among  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$  and  $t_{\text{ACP}}$ .
  14. An initial pause of 100  $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$ -only refresh cycle or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles is required.
  15. In delayed write or read-modify-write cycles,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device.
  16. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
  17. The supply voltage with all  $V_{\text{CC}}$  pins must be on the same level.  
The supply voltage with all  $V_{\text{SS}}$  pins must be on the same level.
  18. Do not enable Dout buffer when using delayed write timing.
  19. Please do not use  $t_{\text{RASS}}$  timing,  $10 \mu\text{s} \leq t_{\text{RASS}} \leq 100 \mu\text{s}$ . During this period, the device is in transition state from normal operation mode to self refresh mode. If  $t_{\text{RASS}} \geq 100 \mu\text{s}$ , then  $\overline{\text{RAS}}$  precharge time should use  $t_{\text{RPS}}$  instead of  $t_{\text{RP}}$ .
  20. If you use distributed CBR refresh mode with 15.6  $\mu\text{s}$  interval in normal read/write cycle, CBRrefresh should be executed within 15.6  $\mu\text{s}$  immediately after exiting from and before entering into self refresh mode.
  21. If you use  $\overline{\text{RAS}}$  only refresh or CBR burst refresh mode in normal read/write cycle, 1024 cycles of distributed CBR refresh with 15.6  $\mu\text{s}$  interval should be executed within 16 ms immediately after exiting from and before entering into the self refresh mode.
  22. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.


23. XXX H or L (H:  $V_{IH}(\min) \leq V_{IN} \leq V_{IH}(\max)$ , L:  $V_{IL}(\min) \leq V_{IN} \leq V_{IL}(\max)$ )

///// Invalid Dout


When the address, clock and input pins are not described on timing waveforms, their pins must be applied  $V_{IH}$  or  $V_{IL}$ .

## Timing Waveforms\*23

### Read Cycle




Early Write Cycle




# HM514800D Series, HM51S4800D Series

## Delayed Write Cycle\*<sup>15</sup>






Read-Modify-Write Cycle\*15




# HM514800D Series, HM51S4800D Series

## RAS-Only Refresh Cycle




$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh Cycle




\* Do not extend  $t_{\text{RAS}} \geq t_{\text{RAS}} (\text{max})$ .  
 Untested self refresh mode may be activated and loss of data may be resulted (HM514800D).

# HM514800D Series, HM51S4800D Series

## Fast Page Mode Read Cycle




Fast Page Mode Early Write Cycle




# HM514800D Series, HM51S4800D Series

## Fast Page Mode Delayed Write Cycle\*15




Fast Page Mode Read-Modify-Write Cycle\*15



# HM514800D Series, HM51S4800D Series

## Self Refresh Cycle\*<sup>19, 20, 21, 22</sup>






Package Dimensions

HM51(S)4800DJ/DLJ Series (CP-28D)

Unit: mm




Hitachi Code	CP-28D
JEDEC Code	MO-061-AA
EIAJ Code	SC-637-B
Weight	1.16 g

# HM514800D Series, HM51S4800D Series

HM51(S)4800DTT/DLTT Series (TTP-28D)

Unit: mm



Hitachi Code	TTP-28D
JEDEC Code	MO-133AA
EIAJ Code	—
Weight	0.43 g

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

# HITACHI

## Hitachi, Ltd.

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan  
Tel: Tokyo (03) 3270-2111  
Fax: (03) 3270-5109

### For further information write to:

Hitachi America, Ltd.  
Semiconductor & IC Div.  
2000 Sierra Point Parkway  
Brisbane, CA. 94005-1835  
U S A  
Tel: 415-589-8300  
Fax: 415-583-4207

Hitachi Europe GmbH  
Electronic Components Group  
Continental Europe  
Dornacher Straße 3  
D-85622 Feldkirchen  
München  
Tel: 089-9 91 80-0  
Fax: 089-9 29 30 00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel: 0628-585000  
Fax: 0628-778322

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 0104  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon  
Hong Kong  
Tel: 27359218  
Fax: 27306071

---

# HM514800D Series, HM51S4800D Series

---

## Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Dec. 3, 1996	Initial issue		

---