divisio microcomputer

и**PD2732A-2** LPD2732A, μPD2732A-3 32,768- (4K x 8) BIT UV ERASABLE PROM

Description

The µPD2732A is a 32,768- (4,096 x 8) bit ultraviolet erasable and electrically programmable read-only memory (EPROM). It operates from a single +5V supply, making it ideal for microprocessor applications. It features an output enable control and offers a standby mode with an attendant 75% savings in power consumption.

A distinctive feature of the µPD2732A is a separate output enable control (\overline{OE}) from the chip enable control (\overline{CE}) . The OE control eliminates bus contention in multiple-bus microprocessor systems. The µPD2732A features fast, simple one-pulse programming controlled by TTL-level signals. Total programming time for all 32,768 bits is only 210 seconds.

Features


Ultraviolet erasable and electrically programmable
Access time — 200ns max
☐ Single location programming
☐ Programmable with single pulse
Low power dissipation: 125mA max active current
30mA max standby current
☐ Input/Output TTL-compatible for reading and

programming

Single +5V power supply 24-pin ceramic DIP

21V programming

Pin Configuration



1		$\neg \smile$		
A, [1	_	24	V _{cc} (+5V)
A6 🗆	2		23	□ A _B
A ₅ [3		22	□ A,
A ₄ [4		21	□ A ₁₁
A3 [5		20	□ ŌĒ/V _{PP}
A2 [6	μPD	19	□ A ₁₀
A, [7	2732A	18] Œ
A, [8		17	D 0 ₇
o, [9		16	 06
o, [10		15	_ o₅
0 ₂ [11		14	□ o₄
ND [12		13	D o₃
	1			


Addresses
Output Enable
Data Outputs
Chip Enable

Mode Selection

Pins	CE	ŌĒ/V _{PP}	V _{cc}	Outputs
Mode				
Read	V _{IL}	V _{IL}	+5	D _{OUT}
Standby	V _{IH}	Don't Care	+5	High Z
Program	VIL	V _{PP}	+5	D _{IN}
Program Verify	V _{IL}	V _{IL}	+5	D _{OUT}
Program Inhibit	ViH	V _{PP}	+5	High Z

Table 1 — Mode Selection

Block Diagram



Absolute Maximum Ratings*

T _a = 25°C	
Operating Temperature	-10°C to +80°C
Storage Temperature	-65°C to +125°C
Output Voltage	-0.3V to +6V
Input Voltage	-0.3V to +6.5V
Supply Voltage V _{CC}	-0.3V to +6V
Supply Voltage V _{PP}	- 0.3V to + 22V

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

T _a = 25°C; f = 1MHz									
_==			Limits			-			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions			
Input Capacitance Except OE/V _{PP}	C _{IN1}		4	6	pF	V _{IN} = 0V			
OE/V _{PP} Input Capacitance	C _{IN2}			20	pF	V _{IN} = 0V			
Output Capacitance	Cour			12	pF	V _{OUT} = 0V			

DC Characteristics Read Mode and Standby Mode

 $T_{-} = 0^{\circ}C \text{ to } + 70^{\circ}C; V_{-} = +5V \pm 5\%$

				Limits			
Parameter		Symbol	Min	Тур	Max	Unit	Test Conditions
Output I	ligh Voltage	V _{OH}	2.4			٧	I _{OH} =400μA
Output L	ow Voltage	V _{OL}			0.45	٧	I _{OL} = 2.1m.4
Input Hig	gh Voltage	VIH	2.0		V _{CC} + 1	V	
Input Lo	w Voltage	V _{IL}	-0.1		0.8	٧	
Output L Current	_eakage	I _{LO}			10	μΑ	V _{OUT} = 5.25V
Input	except OE/V _{PF}	LII			10	μΑ	V _{IN} = 5.25V
Leakage Current	OE/V _{PP}	i _{LI2}			10	μΑ	V _{IN} = 5.25V
V _{CC}	Standby	I _{CC1}			30	mA	$\frac{\widetilde{CE}}{OE} = V_{IH},$ $\frac{\widetilde{CE}}{OE} = V_{IL}$
	Active	I _{CC2}			125	mA	OE/V _{PP} = CE = V _H

DC Characteristics (Cont.)

Program, Program Verify, and Program Inhibit Modes $T_a = 25^{\circ}C \pm 5^{\circ}C$; $V_{CC} = +5V \pm 5^{\circ}$; $V_{PP} = +21V \pm 0.5V$

	Symbol		Limits			Test Conditions
Parameter		Min	Тур	Max	Unit	
Input High Voltage	V _{IH}	2.0		V _{cc} + 1	٧	
Input Low Voltage	V _{IL}	- 0.1		0.8	٧	
Input Leakage Current	lu			10	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$
Output High Voltage	V _{OH}	2.4			V	I _{OH} = -400μA
Output Low Voltage	VoL			0.45	٧	I _{OL} = 2.1mA
V _{CC} Current	Icc		85	125	mA	
V _{PP} Current	Ipp			30	mA	CE = V _{IL} , OE = V _{PP}

AC Characteristics

Read Mode and Standby Mode

T_a = 0°C to +70°C; V_{CC} = +5V ± 5%

			1	Limits				
		27	32A-2	2732A	27	732A-3		Test
Parameter	Symbol	Min	Typ Max Min	Тур Мах	Min	Typ Max	Unit	Conditions
Address to Output Delay	t _{ACC}		200	250)	300	ns	CE = OE/V _{PP} = V _{IL}
CE to Output Delay	t _{CE}		200	250		300	ns	OE = VIL
Output Enable to Output Delay	t _{OE}		70	100		150	ns	CE = V _{IL}
Output Enable High to Output Float	t _{DF}		60	90		130	ns	CE = V _{IH}
Address to Output Hold	t _{он}	0	0		0		ns	CE = OE = V _{IL}

Test Conditions —

Output Load: 1 TTL gate and C_L = 100pF

Input Rise and Fall Times: 20ns Input Pulse Levels: 0.8V to 2.2V Timing Measurement Reference Levels:

Inputs: 1.0V and 2.0V Outputs: 0.8V and 2.0V

Program, Program Verify, and Program Inhibit Modes $T_a = 25^{\circ}C \pm 5^{\circ}C$; $V_{CC} = +5V \pm 5\%$; $V_{PP} = +21V \pm 0.5V$

			Limits				
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions	
Address Setup Time	t _{AS}	2			μ\$		
OE Setup Time	toes	2			μS		
Data Setup Time	t _{DS}	2			μs		
Address Hold Time	t _{AH}	0			μ s		
OE Hold Time	t _{OEH}	2			μ S		
Data Hold Time	t _{DH}	2			μ 8		
Output Enable to Output Float Delay	t _{DF}	0		130	ns		
Data Valid from CE	t _{DV}			1	μ\$	$\overline{CE} = V_{IL}, \overline{OE} = V_{IL}$	
Program Pulse Width	t _{PW}	45	50	55	ms		
Program Pulse Rise Time	t _{PRT}	50			ns		
V _{PP} Recovery Time	t _{VR}	2			μs		

Test Conditions—

Input Pulse Levels: 0.8V to 2.2V

Input Timing Reference Levels: 1.0V and 2.0V Output Timing Reference Levels: 0.8V and 2V

Input Rise and Fall Times: 20ns

Function

The μ PD2732A operates from a single +5V power supply, making it ideal for microprocessor applications.

Programming of the μ PD2732A is achieved with a single 50ms TTL pulse. Total programming time for all 32,768 bits is only 210 seconds. Due to the simplicity of the programming requirements, devices on boards and in systems may be easily programmed without any special programmer.

The μ PD2732A features a Standby mode which reduces the power dissipation from a maximum active power dissipation of 656mW to a maximum standby power dissipation of 158mW. This results in a 75% savings with no increase in access time.

Erasure of the μ PD2732A programmed data can be attained when exposed to light with wavelengths shorter than approximately 4,000 Angstroms (Å). It should be noted that constant exposure to direct sunlight or room level fluorescent lighting could erase the μ PD2732A. Consequently, if the μ PD2732A is to be exposed to these types of lighting conditions for long periods of time, its window should be masked to prevent unintentional erasure.

The recommended erasure procedure for the $\mu PD2732A$ is exposure to ultraviolet light with wavelengths of 2,537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be not less than 15W-sec/cm². The erasure time is approximately 15 to 20 minutes using an ultraviolet lamp of 12,000 μ W/cm² power rating.

During erasure, the $\mu PD2732A$ should be placed within 1 inch of the lamp tubes. If the lamps have filters on the tubes, the filters should be removed before erasure.

Operation

The five operation modes of the $\mu PD2732A$ are listed in Table 1. In the Read mode the only power supply required is a +5V supply. During programming, all inputs are TTL levels except for \overline{OE}/V_{PP} which is pulsed from TTL level to 21V.

Read Mode

When $\overline{\text{CE}}$ and $\overline{\text{OE}}/\text{V}_{PP}$ are at a low (0) level, read is set and data is available at the outputs after t_{OE} from the falling edge of $\overline{\text{OE}}$ and t_{ACC} after setting the address.

Standby Mode

The μ PD2732A is placed in a Standby mode with the application of a high (1) level TTL signal to the \overline{CE} input. In this mode, the outputs are in a high impedance state, independent of the \overline{OE}/V_{PP} input. The active power dissipation is reduced by 75% from 656mW to 158mW.

Program Mode

Programming begins by erasing all data and consequently having all bits in the high (1) level state. Data is then entered by programming a low (0) level TTL signal into the chosen bit location.

The μ PD2732A is placed in the Program mode by applying a high (1) level TTL signal to the \overline{CE} and with \overline{OE}/V_{PP} at +21V. The data to be programmed is applied to the output pins in 8-bit parallel form at TTL levels.

Any location can be programmed at any time, either individually, sequentially, or at random.

When multiple μ PD2732As are connected in parallel, except for \overline{CE} , individual μ PD2732As can be programmed by applying a low (0) level TTL pulse to the \overline{CE} input of the desired μ PD2732A to be programmed.


Programming of multiple $\mu PD2732As$ in parallel with the same data is easily accomplished. All the like inputs are tied together and programmed by applying a low (0) level TTL pulse to the \overline{CE} inputs.

Program Inhibit Mode

Programming multiple $\mu PD2732As$ in parallel with different data is easier with the Program Inhibit mode. Except for \overline{CE} , all like inputs (including \overline{OE}) of the parallel $\mu PD2732As$ may be common. Programming is accomplished by applying the TTL-level program pulse to the \overline{CE} input with \overline{OE}/V_{PP} at +21V. A high (1) level applied to the \overline{CE} of the other $\mu PD2732A$ will inhibit it from being programmed.

. Timing Waveforms


Read Mode



Notes: \odot $\overline{\text{OE}}$ may be delayed up to $t_{\text{ACC}} - t_{\text{OE}}$ after the falling edge of $\overline{\text{CE}}$ for read mode without impact on t_{ACC} .

2 t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Program Mode ①



Note: ① 0.1µF capacitor must be connected between $\overline{\text{OE}}/N_{pP}$ and ground to suppress spurious voltage transients which may damage the device.

Program Verify Mode

A verify should be performed on the programmed bits to determine that the data was correctly programmed. The program verify can be performed with $\overline{\text{CE}}$ and $\overline{\text{OE}}/\text{V}_{\text{PP}}$ at low (0) levels.


Output Deselect

The data outputs of two or more $\mu PD2732As$ may be wire-ORed together to the same data bus. In order to prevent bus contention problems between devices, all but the selected $\mu PD2732As$ should be deselected by raising the \overline{OE}/V_{PP} input to a TTL high.

Window Label

An opaque window label is provided unattached for the convenience of the user. The window label filters ultraviolet light frequencies, thus preventing accidental erasure or long-term degradation caused by ambient light or sunlight.

Package Outline µPD2732AD (Cerdip)



Item	Millimeters	Inches
Α	33.02 Max	1.3 Max
В	2.54	0.1
С	2.54 ± 0.25	0.1 ± 0.01
D	0.5 ± 0.10	0.020 ± 0.004
E	27.94	1.10
F	1.3	0.05
G	2.54 Min	0.1 Min
Н	0.51 Min	0.020 Min
1	5.08 Max	0.20 Max
J	5.59 Max	0.22 Max
K	15.24	0.60
L	14.66	0.58
M	0.25 ± 0.05	0.010 ± 0.002





The information in this document is subject to change without notice. NEC Electronics U.S.A. Inc. makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. NEC Electronics U.S.A. Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics U.S.A. Inc. makes no commitment to update nor to keep current the information contained in this document.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics U.S.A. Inc.