

Overview

The LA5677M supports single-input control of the outputs of two converters of arbitrary types, including step up, step down and inverting. Since the LA5677M supports low voltage (3.6 to 18 V) and high frequency (1 to 500 kHz) operation, it is ideal for use in power supplies in battery powered portable equipment.


Features

- Operates at low voltages (3.6 to 18 V)
- Can be used with high frequency oscillators (1 to 500 kHz)
- · Built-in low input malfunction prevention circuit
- Built-in timer-latch short circuit protection circuit

Package Dimensions

unit: mm

3035A-MFP16




Specifications

Maximum Ratings at Ta = 25°C

| Parameter | Symbol | Condition | Rating | Unit |
|-------------------------------|---------------------|-----------|-------------|------|
| Maximum supply voltage | V _{CC} max | | 20 | V |
| Error amplifier input voltage | V _I | | 20 | V |
| Collector output voltage | V _O | | 20 | V |
| Collector output current | lo | | 21 | mA |
| Allowable power dissipation | Pd max | | 330 | mW |
| Operating temperature | Topr | | -20 to +85 | °C |
| Storage temperature | Tstg | | -40 to +125 | •€ |

Operating Conditions at Ta = 25°C

| B | Symbol | Condition | 1 | Rating | | | |
|-------------------------------|-----------------|--------------|------|--------|-------|------|--|
| Parameter | | | min | typ | max | Unit | |
| Recommended supply voltage | Vcc | | 3.6 | - | 18 | V | |
| Error amplifier input voltage | V _I | | 1.05 | | 1.45 | V | |
| Collector output voltage | v _o | | -0.3 | | +18 | V | |
| Collector output current | lo | | | | 20 | mA | |
| Feedback pin current | I _{FT} | | | | 45 | μА | |
| Feedback resistance | R _{NF} | | 100 | | | kΩ | |
| Timing capacitance | C _T | | 150 | | 15000 | pF | |
| Timing resistance | R _T | | 5.1 | | 100 | kΩ | |
| Oscillator frequency | fosc | | 1 | | 500 | kHz | |



Electrical Characteristics at $Ta = 25^{\circ}C$, $V_{CC} = 6 V$

| Parameter | | 0 | Condition | | Rating | | |
|---|--|-------------------|--|------|--------|------|------|
| | | Symbol | Condition | min | typ | max | Unit |
| | Output voltage | Vref | I _{OR} = 1 mA | 2.40 | 2.50 | 2.60 | V |
| | Line regulation | V _{line} | V _{CC} = 3.6 to 18 V | | 2 | 10 | mV |
| | Load regulation | V _{load} | I _{OR} = 0.1 to 1 mA | | 1 | 7.5 | mV |
| Reference voltage block | Output voltage temperature variation | | | | ±0.2 | | % |
| | Short circuit output current | losc | Vref = 0 V | 3 | 10 | 30 | mA |
| | High leve! threshold voltage | V_{tH} | l _{OR} = 0.1 mA | | 2.70 | | V |
| Low input malfunction prevention block | Low level threshold voltage | V _{tL} | I _{OR} = 0.1 mA | | 2.58 | | v |
| | Hysteresis | Vhys | I _{OR} = 0.1 mA | 80 | 120 | | mV |
| | Reset voltage | Vr | I _{OR} = 0.1 mA | 1.5 | 1.9 | | V |
| | Input threshold voltage | Vtpc | | 1.02 | 1.16 | 1.30 | v |
| Protection circuit | Input standby voltage | Vstby | No pull-up | | 0.78 | | v |
| block | Input latch voltage | V ₁ | No pull-up | | 0.74 | | V |
| | input source current | lbpc | When VS.C.P is 1.0 V | 12 | 18 | 27 | μА |
| | Comparator threshold voltage | Vtc | Pins 5, 12 | | 1.2 | | v |
| | Oscillator frequency | fosc | $Ct = 330 \text{ pF}, Rt = 10 \text{ k}\Omega$ | | 200 | | kHz |
| | fosc standard deviation | Δf _A | All values agree | | 10 | | - % |
| Oscillator block | Frequency variation 1 (V _{CC}) | Δf _V | V _{CC} = 3.6 to 18 V | | 1 | | % |
| | Frequency variation 2 (Ta) | Δft | | | ±0.4 | | % |
| Idle period | Input bias current | lbdt | | | | 1 | μА |
| | Latch mode source current | ldt | | | 230 | | μΔ |
| | Latch input voltage | Vdt | lodt = 40 μA | 2.3 | | | V |
| adjustment circuit block | Input threshold voltage | Vt0 | With a duty cycle of 0% | | 2.05 | 2.25 | V |
| | | Vt100 | fosc = 10 kHz, With a duty cycle of 100% | 1.20 | 1.45 | | V |

Continued on next page.


Continued from preceding page.

| Parameter | | Symbol | Condition | | Rating | | |
|-----------------------|---|--------------------|--|----------|--------|------|-----|
| | | Symbol | min | typ | max | Unit | |
| • | Input offset voltage | v _{io} | With V (pins 5, 12) = 1.25 V | -6 | | +6 | mV |
| | Input offset current | I _{IO} | With V (pins 5, 12) = 1.25 V | -100 | | +100 | nA |
| | Input bias current | lg | With V (pins 5, 12) = 1.25 V | | 160 | 500 | nA |
| | Common mode input voltage range | VICR | V _{CC} = 3.6 to 18 V | 1.05 | | 1.45 | v |
| | Open loop gain | Ay | R _{NF} = 200 kΩ | | 80 | | dB |
| | Unity gain bandwidth | Gg | | | 1,5 | | MHz |
| Error amplifier block | Common mode rejection ratio | CMRR | | | 80 | | dB |
| | Maximum output voltage amplitude (1) | V _O + m | | Vref 0.1 | | | v |
| | Maximum output voltage amplitude (2) | V _O – m | | | | 1.0 | ٧ |
| | Output sink current (pins 5, 12) | lo+m | $V_{ID} = -0.1 \text{ V, } V_{O} = 1.25 \text{ V}$ | | 1,6 | | mA |
| | Output source current (pins 5, 12) | lo-m | V _{ID} = 0.1 V, V _O = 1.25 V | | -70 | | μΔ |
| | Output leakage current | l _{leak} | V _O = 18 V | | | 10 | μА |
| Output block | Output saturation voltage | Vsat | l _O = 10 mA | | 1.0 | 2 | v |
| | Short circuit output current | los | V _O = 6 V | | 60 | | mA |
| | Input threshold | Vt0 | With a duty cycle of 0% | | 2.05 | 2.25 | v |
| PWM comparator block | voltage Vt100 | | fosc = 10 kHz, With a duty cycle of 100% | 1.20 | 1.45 | | v |
| | Input sink current (pins 5, 12) | | With V (pins 5, 12) = 1.25 V | | 1.6 | | mA |
| | Input source current (pins 5, 12) | • | With V (pins 5, 12) = 1.25 V | | -70 | | μΑ |
| | Standby current | lcc1 | Output off state | | 1.6 | 2.2 | mA |
| Whole device | Average supply current | I _{CC} 2 | R _T = 10 kΩ | | 1.9 | 2.6 | mA |

Pin Functions

| No. | Pin | Function | No. | Pin | Function |
|-----|--------------------|---|-----|--------------------|---|
| 1 | C _T | Triangle wave oscillator capacitor connection | 9 | V _{CC} | Power supply input |
| 2 | R _T | Triangle wave oscillator resistor connection | 10 | OUT2 | Output 2 |
| 3 | OP1+ | Error amplifier 1 + input | 11 | DEAD TIME2 | Dead time 2 control |
| 4 | OP1- | Error amplifier 1 – input | 12 | OP2 _{OUT} | Error amplifier 2 output |
| 5 | OP1 _{OUT} | Error amplifier 1 output | 13 | OP2- | Error amplifier 2 - input |
| 6 | DEAD TIME1 | Dead time 1 control | 14 | OP2+ | Error amplifier 2 + input |
| 7 | OUT1 | Output 1 | 15 | S. C. P | Short circuit protection circuit connection |
| 8 | GND | Ground connection | 16 | Vref | Reference voltage (2.5 V) |

Equivalent Circuit Block Diagram



Operation Overview

1. Reference Voltage Block

The reference voltage block uses a 2.5 V reference voltage. This voltage is made available to external circuits from pin 16, and at the same time is used as the reference power supply by internal circuits.

2. Low Input Malfunction Prevention Circuit Block

The low input malfunction prevention circuit prevents incorrect operation when the power supply is brought up or during brief voltage drops. After power is applied and the reference voltage reaches Vbe, the output transistors are held off until the power supply voltage becomes 2.72 V (typical). The dead time control pin voltage is held at the high level (Vref) and the short circuit protection pin is held low (the initial state). Since this circuit has a hysteresis of 120 mV (typical) chattering due to power supply ripple can be prevented to a certain extent.

3. Timer-Latch Short Circuit Protection Circuit

During output overload, the timer-latch short circuit protection circuit's short circuit protection comparator turns off Q86 when the error amplifier inputs a low level signal (a voltage less than Vref/2) to one or both of the short circuit protection comparator's two non-inverting inputs. At this time the pin 15 voltage increases from about 0.75 V (steady state) towards Vref as the external capacitor is charged from Vref through resistor R41 (80 k Ω). When the capacitor is charged to about 1.2 V, the protection latch is set, the output transistors are turned off, and the idle time becomes 100%. This also turns on Q97 which resets the protection enable state. The latch circuit reset voltage is under 1.9 V (typical).

$$\begin{split} V_{PE}1 &= Vref \left\{1 - exp \left(-t1/R41 \cdot C_{PT}\right)\right\} \\ V_{PE}2 &= Vref \left\{1 - exp \left(-t2/R41 \cdot C_{PT}\right)\right\} \\ 0.75 &= 2.5 \left\{1 - exp \left(-t1/80 \text{ k} \cdot C_{PT}\right)\right\} \\ 1.20 &= 2.5 \left\{1 - exp \left(-t2/80 \text{ k} \cdot C_{PT}\right)\right\} \\ t1 &= 28.56 \text{ k} \cdot C_{PT} \\ t2 &= 52.31 \text{ k} \cdot C_{PT} \\ t_{PT} &= t2 - t1 = 23.75 \text{ k} \cdot C_{PT} \\ C_{PT} &= 42.1 \times t_{PT} \left[\mu F\right] \end{split}$$




Figure 1 Timer-Latch Short Circuit Protection Circuit




Figure 2 Timing Resistance/Oscillator Frequency Characteristics

4. Triangle Wave Oscillator Block

The triangle wave oscillator generates an essentially symmetric triangle wave using a timing capacitor and resistor attached to the C_T pin (pin 1) and the R_T pin (pin 2), respectively. The voltage amplitude is between 1.4 and 2.0 V with pin 2 stabilized at 1 V. The oscillator frequency is determined by the external capacitor and resistor.

5. Idle Period Adjustment Circuit Block

The idle period adjustment circuit consists of PWM comparators 1 and 2, each of which has one non-inverting and two inverting inputs. The output pulse width (on time) is controlled according to the input voltage. Pins 6 and 11 are dead time control pins, and are used to limit the maximum value of the pulse width. A pin voltage of 2.05 V (Typical) or over results in the output being off for the whole period, and a pin voltage of 1.45 V (Typical) or lower results in the output being on for the whole period.


6. Error Amplifier Block

Error amplifiers 1 and 2 are amplifiers for detecting the output voltages, i.e., the LA5677M application system output voltages. Since the common mode input voltage range is 1.05 to 1.45 V, we recommend setting their input voltages to Vref/2. Pins 5 and 12 are the output pins, and the gain is set and the frequency characteristics adjusted with a resistor and a capacitor connected between the outputs and the non-inverting inputs of each amplifier. The outputs are also connected to the short circuit protection circuit detection circuit.

7. Output Block

The outputs are single end open collector outputs with an NPN Darlington pair structure.

Sample Application Circuit: +5 V, 1 A step-down converter and -5 V, 0.5 A polarity inverting converter using a 12 V input



Unit (resistance: Ω , capacitance: F)

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.