

256K X 8 Bit CMOS Video RAM

FEATURES

- * **Dual port Architecture**
256K x 8 bits RAM port
512 x 8 bits SAM port
- * **Performance range :**

Parameter	Speed		
	-6	-7	-8
RAM access time (t _{RAC})	60ns	70ns	80ns
RAM access time (t _{CAC})	15ns	20ns	20ns
RAM cycle time (t _{RC})	110ns	130ns	150ns
RAM page mode cycle (t _{PC})	40ns	45ns	50ns
SAM access time (t _{SCA})	15ns	17ns	20ns
SAM cycle time (t _{SCC})	18ns	22ns	25ns
RAM active current	110mA	100mA	90mA
SAM active current	55mA	50mA	45mA

- * **Fast Page Mode**
- * **RAM Read, Write, Read-Modify-Write**
- * **Serial Read (SR) and Serial Write (SW)**
- * **Read / Real time read transfer (RT, RRT)**
- * **Split Read Transfer with Stop Operation (SRT)**
- * **Write and Split Write Transfer (New Mask), (WT,SWT)**
- * **Block Write (BW), Flash Write (FLW) and Write-per-Bit with Masking Operation (New Mask)**
- * **CAS-before-RAS, RAS-only and Hidden Refresh**
- * **Common Data I/O Using three state RAM Output control**
- * **All Inputs and Outputs TTL Compatible**
- * **Refresh: 512 Cycle/8ms**
- * **KM428C256 : 60, 70, 80ns**
- * **Plastic 40-Pin 400 mil SOJ**
- * **Plastic 40/44-Pin 400 mil TSOP II (Forward and Reverse Type)**

GENERAL DESCRIPTION

The Samsung KM428C256 is a CMOS 256K x 8 bit Dual Port DRAM. It consists of a 256K x 8 dynamic random access memory (RAM) port and 512 x 8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 4096 bits. It operates like a conventional 256K x 8 CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New Mask. The RAM port has a Fast Page mode access, Block Write and Flash Write capability.

The SAM port consists of eight 512 bit high speed shift registers that are connected to the RAM array through a 4096 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read, write Split Transfers or normal Read/Write Transfer.

Refresh is accomplished by familiar DRAM refresh modes. The KM428C256 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.


All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

2-1

PIN DESCRIPTION


SYMBOL	TYPE	DESCRIPTION
RAS	IN	Row address strobe. RAS is the control input that latches row address bits. The RAM port is placed in standby mode when the RAS control is held "High".
CAS	IN	Column address strobe. CAS is the control input that latches column address bits. CAS also acts as an output enable for the output buffer on the RAM port.
Address	IN	Address inputs for the DRAM operation, these inputs are multiplexed and clocked by RAS and CAS to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe (RAS) and the following 9 column address bits are latched on the falling edge of the column address strobe (CAS).
WB/WE	IN	The WB/WE inputs is a multifunction pin. When WB/WE is "High" at the falling edge of RAS, during RAM port operation, it is used to write data into the memory array in the same manner as a standard DRAM. When WB/WE is "Low" at the falling edge of RAS, during RAM port operation, the W-P-B function is enabled.
DT/OE	IN	The DT/OE input is also a multifunction pin. Enables an internal Transfer operation at the falling edge of RAS when Transfer enable.
DSF	IN	DSF is used to indicate which special functions (BW, FW, Split Transfer, etc.) are used for a particular access cycle.
Wi/DQi	IN/OUT	Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.
SC	IN	Clock input to the serial address counter and data latch for the SAM register.
QSF	OUT	QSF indicates which half of the SAM is being accessed. Low if address is 0-255, High if address is 256-511.
SDQi	IN/OUT	Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle.
SE	IN	In a serial read cycle, SE is used as an output control. When SE is "High", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.
Vcc	SUPPLY	Power supply
Vss	SUPPLY	Ground

PIN CONFIGURATION (TOP VIEWS)




2-1


40/44 Pin 400 mil TSOP II



40/44 Pin 400 mil TSOP II



BLOCK DIAGRAM



FUNCTION TRUTH TABLE

Mnemonic Code	RAS falling edge					CAS		Address*1		DQI Input*2		Write Mask	Color Register	Function
	CAS	DT/OE	WE	DSF	SE	DSF	RAS	CAS	RAS	CAS/WE				
CBR	0	X	X	X	X	-	X	X	X	-	-	-	-	CBR Refresh
ROR	1	1	X	0	X	-	Row	X	X	-	-	-	-	RAS-only Refresh
RW	1	1	1	0	X	0	Row	Col.	X	Data	No	-	-	Normal DRAM Read/Write (No. Mask)
RWNM	1	1	0	0	X	0	Row	Col.	WMI	Data	Use	-	-	Masked DRAM Write (New Mask)
MFLW	1	1	0	1	X	X	Row	X	WMI	X	Use	Use	-	Masked Flash Write (New Mask)
BW	1	1	1	0	X	1	Row	Col. (A2-A8)	X	Col. Mask	No	Use	-	Block Write (No Mask)
BWNW	1	1	0	0	X	1	Row	Col. (A2-A8)	WMI	Col. Mask	Use	Use	-	Masked Block Write (New Mask)
LCR	1	1	1	1	X	1	Row ^{*3}	X	X	Color Data	-	Load	-	Load Color Register
RT	1	0	1	0	X	X	Row	Tap	X	X	-	-	-	Read Transfer
SRT	1	0	1	1	X	X	Row	Tap	X	X	-	-	-	Split Read Transfer
PWT	1	0	0	0	1	X	Row ^{*3}	Tap	X	X	-	-	-	Pseudo Write Transfer
MWT	1	0	0	0	0	X	Row	Tap	WMI	X	Use	-	-	Masked Write Transfer (New Mask)
MSWT	1	0	0	1	X	X	Row	Tap	WMI	X	Use	-	-	Masked Split Write Transfer (New Mask)

2-1

X : Don't Care, - : Not Applicable, Tap : SAM Start (Column) Address

Notes :

*1 : These column show what must be present on the A₀ ~ A₈ outputs at the falling edge of RAS and CAS.

*2 : These column show what must be present on the DQ₀ ~ DQ₇ outputs at the falling edge of RAS, CAS or WB/WE, whichever is later.

*3 : The Row that addressed will be refreshed.

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, TA = 0 to 70 °C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	-	V _{CC} + 1V	V
Input Low Voltage	V _{IL}	-1.0	-	0.8	V

INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0 ≤ V _{IN} ≤ V _{CC} + 0.5V, all other pins not under test = 0 volts, $\bar{S}E \geq V_{CC} - 0.2V$)	I _{IL}	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OL}	-10	10	μA
Output High Voltage Level (RAM I _{OH} = -2mA, SAM I _{OH} = -2mA)	V _{OH}	2.4	-	V
Output Low Voltage Level (RAM I _{OL} = 2mA, SAM I _{OL} = 2mA)	V _{OL}	-	0.4	V

CAPACITANCE (V_{CC} = 5V, f = 1MHz, TA = 25 °C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A0~A8)	C _{IN1}	2	6	pF
Input Capacitance (RAS, CAS, $\bar{W}B$ / $\bar{W}E$, DT/ $\bar{O}E$, $\bar{S}E$, SC, DSF)	C _{IN2}	2	7	pF
Input/Output Capacitance (W0/DQ0~W7/DQ7)	C _{DO}	2	7	pF
Input/Output Capacitance (SDQ0~SDQ7)	C _{SDQ}	2	7	pF
Output Capacitance (QSF)	C _{QSF}	2	7	pF

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter (RAM Port)	SAM port	Symbol	KM428C257			Unit
			-6	-7	-8	
Operating Current*, (RAS and CAS Cycling @ tRC=min)	Standby	ICC1	110	100	90	mA
	Active	ICC1A	155	140	125	mA
Standby Current (RAS, CAS, DT /OE, WB/WE =VIH, DSF = VIL)	Standby	ICC2	10	10	10	mA
	Active	ICC2A	55	50	45	mA
RAS Only Refresh Current*, (CAS =VIH, RAS Cycling @ tRC=min)	Standby	ICC3	100	90	80	mA
	Active	ICC3A	145	130	115	mA
Fast Page Mode Current*, (RAS =VIL, CAS Cycling @ tPC=min)	Standby	ICC4	80	75	70	mA
	Active	ICC4A	125	115	105	mA
CAS-Before-RAS Refresh Current*, (RAS and CAS Cycling @ tRC=min)	Standby	ICC5	90	85	80	mA
	Active	ICC5A	135	125	115	mA
Data Transfer Current*, (RAS and CAS Cycling @ tRC=min)	Standby	ICC6	140	125	110	mA
	Active	ICC6A	185	165	145	mA
Flash Write Cycle Current*, (RAS and CAS Cycling @ tRC=min)	Standby	ICC7	90	85	80	mA
	Active	ICC7A	135	125	115	mA
Block Write Cycle Current*, (RAS and CAS Cycling @ tRC=min)	Standby	ICC8	110	105	100	mA
	Active	ICC8A	155	145	135	mA
Color Register Load or Read Current*, (RAS and CAS Cycling @ tRC=min)	Standby	ICC9	90	85	80	mA
	Active	ICC9A	135	125	115	mA

Note *: Real values dependent on output loading and cycle rates. Specified values are obtained with the output open.

ICC is specified as average current. In ICC1, ICC3, ICC6, ICC7, ICC8, ICC9 address transition should be changed only once while RAS =VIL. In ICC4 address transition should be changed only once while CAS =VIH.

AC CHARACTERISTICS (0 °C ≤ TA ≤ 70 °C, VCC = 5.0V ± 10%, See notes 1,2)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	110		130		150		ns	
Read-modify-write cycle time	tRWC	155		175		200		ns	
Fast page mode cycle time	tPC	40		45		50		ns	
Fast page mode read-modify-write	tPRWC	80		85		90		ns	
Access time from RAS	tRAC		60		70		80	ns	3,5,11
Access time from CAS	tCAC		15		20		20	ns	3,5,6
Access time from column address	tAA		30		35		40	ns	3,11
Access time from CAS precharge	tCPA		35		40		45	ns	3
CAS to output in Low-Z	tCLZ	3		3		3		ns	3
Output buffer turn-off delay	tOFF	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	tT	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	40		50		60		ns	

2-1

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
RAS pulse width	tRAS	60	10K	70	10K	80	10K	ns	
RAS pulse width (fast page mode)	tRASP	60	100K	70	100K	80	100K	ns	
RAS hold time	tRSH	15		20		20		ns	
CAS hold time	tCSH	60		70		80		ns	
CAS pulse width	tCAS	15	10K	20	10K	20	10K	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	5,6
RAS to column addr. delay time	tRAD	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
CAS precharge time	tCPT	20		25		30		ns	
CAS p recharge time (fast page mode)	tCP	10		10		10		ns	
Row addr. set-up time	tASR	0		0		0		ns	
Row Addr. hold time	tRAH	10		10		10		ns	
Column addr. set-up time	tASC	0		0		0		ns	
Column addr. hold time	tCAH	15		15		15		ns	
Column addr. hold referenced to RAS	tAR	50		55		60		ns	
Column addr. to RAS lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold referenced to CAS	tRCH	0		0		0		ns	9
Read command hold referenced to RAS	tRRH	0		0		0		ns	9
Write command hold time	tWCH	10		15		15		ns	
Write command hold referenced to RAS	tWCR	45		55		60		ns	15
Write command pulse width	tWP	10		15		15		ns	
Write command to RAS lead time	tRWL	15		15		20		ns	
Write command to CAS lead time	tCWL	15		15		20		ns	
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	15		15		15		ns	10
Data hold referenced to RAS	tDHR	50		55		60		ns	15
Write command set-up time	tWCS	0		0		0		ns	8
CAS Precharge to WE Delay(Page Mode)	tCPWD	60		65		70		ns	
CAS to WE delay	tCWD	40		45		45		ns	8
RAS to WE delay	tRWD	85		95		105		ns	8
Column addr. to WE delay time	tAWD	55		60		65		ns	8
CAS set-up time (CBR refresh)	tCSR	10		10		10		ns	
CAS hold time (CBR refresh)	tCHR	10		10		10		ns	
RAS precharge to CAS hold time	tRPC	10		10		10		ns	
Access time from output enable	tOEA		15		20		20	ns	
Output enable to data input delay	tOED	15		15		15		ns	
Output buffer turn-off delay from OE	tOEZ	0	15	0	15	0	15		7

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Output enable command hold time	tOEH	15		15		15		ns	
Data to $\overline{\text{CAS}}$ delay	tDZC	0		0		0		ns	
Data to output enable delay	tDZO	0		0		0		ns	
Refresh period (512 cycle)	tREF		8		8		8	ms	
WB set-up time	tWSR	0		0		0		ns	
WB hold time	tRWH	10		10		15		ns	
DSF hold time referenced to $\overline{\text{RAS}}$ (II)	tFHR	45		55		60		ns	13
DSF set-up time referenced to $\overline{\text{RAS}}$	tFSR	0		0		0		ns	
DSF hold time referenced to $\overline{\text{RAS}}$ (I)	tRFH	10		10		15		ns	13
DSF set-up time referenced to $\overline{\text{CAS}}$	tFSC	0		0		0		ns	
DSF hold time referenced to $\overline{\text{CAS}}$	tCFH	10		15		15		ns	
Write per bit mask data set-up time	tMS	0		0		0		ns	
Write per bit mask data hold time	tMH	15		15		15		ns	
DT high set-up time	tTHS	0		0		0		ns	
DT high hold time	tTHH	10		10		15		ns	
DT low set-up time	tTLS	0		0		0		ns	
DT low hold time	tTLH	10		10		15		ns	
DT low hold ref. to $\overline{\text{RAS}}$ (real time read transfer)	tRTH	50		60		65		ns	
DT low hold ref. to $\overline{\text{CAS}}$ (real time read transfer)	tCTH	15		20		25		ns	
DT low hold ref. to col. addr. (real time read transfer)	tATH	20		25		30		ns	
SE setup referenced to $\overline{\text{RAS}}$	tESR	0		0		0		ns	
SE hold time reference to $\overline{\text{RAS}}$	tREH	10		10		10		ns	
DT to $\overline{\text{RAS}}$ precharge time	tTRP	40		50		60		ns	
DT precharge time	tTP	20		20		20		ns	
$\overline{\text{RAS}}$ to first SC delay (read transfer)	tRSD	60		70		80		ns	
$\overline{\text{CAS}}$ to first SC delay (read transfer)	tCSD	25		30		35		ns	
Col. Addr. to first SC delay (read transfer)	tASD	30		35		40		ns	
Last SC to DT lead time	tTSL	5		5		5		ns	
DT to first SC delay time (read transfer)	tTSD	10		10		15		ns	
Last SC to $\overline{\text{RAS}}$ set-up time (serial input)	tSRS	30		30		30		ns	
$\overline{\text{RAS}}$ to first SC delay time (serial input)	tSRD	20		20		25		ns	
$\overline{\text{RAS}}$ to serial input delay time	tSDD	30		40		50		ns	
Serial output buffer turn-off delay from $\overline{\text{RAS}}$	tSDZ	10	30	10	30	10	35	ns	7
Serial input to first SC delay time	tSZS	0		0		0		ns	
SC cycle time	tSCC	18		22		25		ns	
SC pulse width (SC high time)	tSC	6		7		7		ns	14
SC precharge (SC low time)	tSCP	6		7		7		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Access time from SC	tSCA		15		17		20	ns	4
Serial output hold time from SC	tSOH	5		5		5		ns	
Serial input set-up time	tSDS	0		0		0		ns	
Serial input hold time	tSDH	10		15		15		ns	
Access time from \overline{SE}	tSEA		15		17		20	ns	4
\overline{SE} pulse width	tSE	20		20		25		ns	
\overline{SE} precharge time	tSEP	20		20		25		ns	
Serial output turn-off from \overline{SE}	tSEZ	0	15	0	15	0	15	ns	7
Serial input to \overline{SE} delay time	tSZE	0		0		0		ns	
Serial write enable set-up time	tSWS	0		0		0		ns	
Serial write enable hold time	tSWH	10		15		15		ns	
Serial write disable set-up time	tSWIS	0		0		0		ns	
Serial write disable hold time	tSWIH	10		15		15		ns	
Split transfer set-up time	tSTS	20		25		25		ns	
Split transfer hold time	tSTH	20		25		25		ns	
SC-QSF delay time	tSQD		20		25		25	ns	
DT-QSF delay time	tTQD		20		25		25	ns	
RAS-QSF delay time	tRQD		60		70		80	ns	
CAS-QSF delay time	tCQD		20		35		40	ns	


NOTES

1. An initial pause of 200µs is required after power-up followed by any 8 RAS, 8 SC cycles before proper device operation is achieved. (DT/OE = High) If the internal refresh counter is used a minimum of 8 CAS- before RAS initialization cycles are required instead of 8 RAS cycles.
2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max), and are assumed to be 5ns for all input signals.
Input signal transition from 0V to 3V for AC timing.
3. RAM port outputs are measured with a load equivalent to 1 TTL load and 50pF.
Dout comparator level: VOH/VOL = 2.0V / 0.8V
4. SAM port outputs are measured with a load equivalent to 1 TTL load and 30pF.
Dout comparator level: VOH/VOL = 2.0/0.8V.
5. Operation within the tRCD(max) limit insures that tRAC(max) can be met. The tRCD(max) is specified as a reference point only: If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
6. Assumes that tRCD ≥ tRCD(max).
7. The parameters, tOFF(max), tOEZ(max), and tSDZ(max) define the time at which the output achieves the open circuit condition and are not referenced to VOH or VOL.
8. twCS, tRWD, tCWD and tAWD are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twCS ≥ twCS(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tCWD ≥ tCWD(min) and tRWD ≥ tRWD(min) and tAWD ≥ tAWD(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either tRCH or tRRH must be satisfied for a read cycle.

10. These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
12. During power-up RAS and DT/OE must be held High or Track with Vcc. After power-up, initial status of chip is described below.

PIN or REGISTER	STATUS
QSF	Hi-Z
Color Register	Don't Care
Tap Pointer	Invalid
W/DQi	Hi-Z
SAM Port	Input Mode
SDQi	Hi-Z

13. Operating input condition :



Input pulse levels are from 0.0V to 3.0Volts.
All timing measurements are referenced from VIL (max) and VIH (min) with transition time = 5.0ns

14. Assume tr = 3ns.
15. twCR, tDHR are referenced to tRAD (max).

2-1

DEVICE OPERATIONS

The KM428C256 contains 2,097,152 memory locations. Eighteen address bits are required to address a particular 8bit word in the memory array. Since the KM428C256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid row and column address inputs.

Operation of the KM428C256 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins are changed from a row address to a column address and are strobed in by CAS. This is the beginning of any KM428C256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (TRP) requirement.


RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by tRAS(min) and tCAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, TRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

RAM Read

A RAM read cycle is achieved by maintaining WB/WE high during a RAS / CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition.

Table 1. Truth table for write-per-bit function

RAS	CAS	DT/OE	WB/WE	W/DQI	FUNCTION
	H	H	H	•	WRITE ENABLE
	H	H	L	1	WRITE ENABLE
				0	INHIBIT WRITE

If CAS goes low before tACD(max) and if the column address is valid before tRAD(max) then the access time to valid data is specified by tRAC(min). However, if CAS goes low after tACD(max) or the column address becomes valid after tRAD(max), access is specified by tCAC or tAA.

The KM428C256 has common data I/O pins. The DT/OE has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, DT/OE must be low for the period of time defined by tOEA.

RAM Write

The KM428C256 can perform early write and Read-Modify-Write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between WB/WE, DT/OE and CAS. In any type of write cycle Data-in must be valid at or before the falling edge of WB/WE.

New Masked Write Per Bit

The New Masked Write cycle is achieved by maintaining CAS high and WB/WE low at the falling edge of RAS. The mask data on the W0/DQ0 ~ W7/DQ7 pins are latched into the write mask register at the falling edge of RAS. When the mask data is low, writing is inhibited into the RAM which is remained without changes. When the mask data is high, data is written into the RAM. The mask data is valid for only one cycle, defined by an active RAS period. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by WB/WE low before CAS falling and the Late Write cycle is achieved by WB/WE high before CAS falling. During the Early or Late Write cycle, input data through W0/DQ0 ~ W7/DQ7 must meet the set-up and hold time at the falling edge of CAS or WB/WE. When WB/WE is high at the falling edge of RAS, no operation masking is performed.

DEVICE OPERATIONS (Continued)




Figure 1. New Masked Write Cycle Example 1 (Early Write & Late Write)




Figure 2. New Mask Write Cycle Example 2.

Fast Page Mode

Fast page mode cycle reads/writes the data of the same row address at high speed by toggling CAS while RAS is low. In this cycle, read, write, read-modify-write and block write cycles can be mixed.

In one RAS cycle, 512 word memory cells of the same row address can be accessed. While RAS is held low to maintain the row address, CAS is cycled to strobe in additional column address. This eliminates the time required to set up and strobe sequential row address for the same page.

2-1

DEVICE OPERATIONS (Continued)

Load Color Register (LCR)

A Load Color Register cycle is performed by keeping DSF high on the both the falling edge of RAS and CAS. Color data is loaded on the falling of the CAS (early write) or WE (delayed write) via the W₀/DQ₀~W₇/DQ₇ pins. This data is used in Block Write and Flash Write cycles and remains unchanged until the next Load Color Register cycle.

Block Write

In Block Write cycle, four adjacent column location can be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 8-bit Color Register must be loaded with the data to be written by performing a Load Color Register (LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into four adjacent location of the same row of each corresponding bit plane (8).

This result in a total of 32-bits being written in single Block Write cycle compared to 8-bits in a normal Write cycle.

The Block Write cycle is performed if DSF is low on the falling edge of RAS and high on the falling edge of CAS.

Address Lines: The row address is latched on the falling edge of RAS.

Since four bits are being written at a time, when the minimum is increment required for the column address is four. Therefore, when the column address is latched on the falling edge of CAS, the 2LSBs, A₀ and A₁ are ignored and only bits(A₂~A₃) are used to define the location of the first bit out of the four to be written.

Data Lines: On the falling edge of CAS, the data on the W₀/DQ₀ ~ W₃/DQ₃ pins provided column mask data. This is, for each of the four bits in all 8-bit-plane, writing of Color Register contents can be inhibited.

For example, if W₀/DQ₀ = 1 and W₁/DQ₁ = 0, then the Color Register contents will be written into the first bit out of the four, but the second remains unchanged. Fig. 3 shows the correspondence of each data line to the column mask bits.

Masked Block Write (BWNM)

A Masked Block Write cycle is identical to a New Mask Write-per-bit cycle except that each of the 8-bit planes being masked is operating on 4-column locations instead of one. To perform a Masked Block Write cycle, both DSF and WB/WE must be low at the falling edge of CAS. Mask data is latched into the device via the W₀/DQ₀~W₇/DQ₇ pins one falling edge of RAS and needs to be re-entered for ever new RAS cycle.




Figure 3. Block Write Scheme

DEVICE OPERATIONS (Continued)




Figure 4. Block Write Example and Timing

Flash Write

The Flash Write cycle is a way of writing each bit of the Color Register into the whole row (512 columns) simultaneously. This function is used for fast screen clear or background color change. 512 columns in each bit plane are written, for a total of 4096 bits (512 x 8 bit planes) in one cycle. While this cycle writes significantly more data than the Block Write cycle, it is also less selective.

If WB/WE is low and DSF is high on the falling edge of RAS, a Flash Write cycle is performed. Also on this edge, the data present on the W_i/DQ_i pins is used as mask data and needs to be provided for every Flash Write cycle. A Load Color Register cycle must have been performed before initiating a Flash Write cycle.

Data Output

The KM428C256 has three state output buffers controlled by DT/OE, CAS and RAS, WB/WE. If DT/OE is high when CAS and RAS are low, the output state is in high impedance (High-Z). In any cycle, the output goes low impedance state from the first CAS falling edge. Invalid data maybe present at the output during the time after tCLZ and before the valid data appears at the output. The timing parameters tCAC, tRAC, and tAA specify when the valid data will be present at the output. The valid data remains at the output until CAS returns high. This true even if a new RAS cycle occurs (as in hidden refresh). Each of the KM428C256 operating cycles is listed below after the corresponding output state produced by the cycle.

2-1

DEVICE OPERATIONS (Continued)

Refresh

The data in the KM428C256 is stored as a charge on a tiny capacitor within each memory cell. Due to leakage the data may be lost over a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 4096 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row address(A0 ~ A8).

CAS-Before-RAS Refresh: The KM428C256 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tCSR) before RAS goes low the on-chip refresh circuitry is enabled.

An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh : A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM428C256 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is the provided by the on-chip refresh address counter.

Other Refresh Methods It is also possible to refresh the KM428C256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed.

There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Transfer Operation

Transfer operations are initiated when DT/OE is low at the falling edge of RAS. The state of WB/WE When RAS goes low indicates the direction of transfer. (to or from DRAM) and DSF pin is used to designated the proper transfer mode like normal and Split Transfer. Each of the transfer cycle described is the truth table of transfer operation (Table 2.)

Read Transfer (RT)

The Read Transfer operation is set if DT/OE is low, WB/WE is high, and DSF is low when RAS goes low. The row address bits in the read transfer cycle indicate which eight 512 bit DRAM row portion are transferred to the eight SAM data registers. The column address bits indicate the start address of the SAM registers when SAM data read operation is performed. If MSB bit of column address is low during Read transfer operation, the QSF state will be set low and this indicates the start address of SAM register is present at the lower half of SAM port. (If A8 is high, QSF will be high meaning that the start address is in upper half) Read Transfer may be achieved in two ways. If the transfer is to be synchronized with the SC, DT/OE is taken high after CAS goes low.

This is usually called "Real Time Read Transfer". Note that the rising edge of DT/OE must be synchronized with the rising edge of SC (TTSL / TTSD) to retain the continuity of serial read data output. If the transfer does not have to be synchronized with SC, DT/OE may go high before CAS goes low and the actual data transfer will be timed internally.

Masked write Transfer (MWT)

Masked write transfer is initiated if DT/OE, WB/WE and DSF are low when RAS goes low. This enables data of SAM

Table 2. Truth Table for Transfer Operation

RAS Falling Edge					Function	Transfer Direction	Transfer Data Bit	SAM Port Mode
CAS	DT/OE	WB/WE	DSF	SE				
H	L	H	L	•	Read Transfer	RAM → SAM	512 x 8	Input → Output
H	L	L	L	L	Masked Write Transfer	SAM → RAM	512 x 8	Output → Input
H	L	L	L	H	Pseudo Write Transfer	-	-	Output → Input
H	L	H	H	•	Split Read Transfer	RAM → SAM	256 x 8	Not Changed
H	L	L	H	•	Masked Split Write Transfer	SAM → RAM	256 x 8	Not Changed

DEVICE OPERATIONS (Continued)

register (512bit) to be transferred to the selected row in the DRAM array. Masking is selected by latching Wi/DQi ($i=0-7$) inputs when RAS goes low.

The column address defines the start address of serial input and its MSB (A_8) defines QSF level. If A_8 is low, the QSF will be low level to designate that the start address is in positioned in the lower half of SAM. (For A_8 =high, the QSF will be high and indicates that the start address will be positioned in the upper half of SAM) After write transfer cycle is completed, SAM port is set to input mode.

Split Read Transfer (SRT)

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions (between SC, DT/OE , RAS and CAS) because the transfer has to be occurred at the first rising edge of DT/OE .

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. Since transfer timing is controlled internally, there is no timing restriction between DT/OE and RAS , CAS , SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is begun by keeping DSF and WB/WE high and DT/OE low at the falling edge of RAS .

Address : The row address is latched on the falling edge of RAS . The column address defined by ($A_0 \sim A_7$) defines the starting address of the SAM port from which data will begin shifting out. Column address pin A_8 is a "Don't Care".

The QSF pin indicates which SAM half is shifting out serial data (0=Lower, 1=Upper). A split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary (e.g. 255th or 511th bit).

Example of SRT applications are shown in Fig. 5 through Fig. 9.

The normal usage of Split Read Transfer cycle is described in Fig. 6. When Read Transfer cycle is executed, data from $x1$ row address is fully transferred to the SAM port and Serial Read is started from 0 (Tap address). If SRT is performed while data is being serially read from lower half SAM, data from $x2$ row address is transferred to upper half SAM.

The Tap address of SRT is loaded after the boundary location of lower half SAM (255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255th SC.

Note that in this case "0+256" Tap address instead of "0" is loaded. The another example of SRT cycle is described in Fig. 6. When Serial Read is performed after executing RT and SRT in succession the data access by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 7 and Fig. 8 are example of abnormal SRT cycle.

If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig. 7, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle.

The Fig. 8. indicates that SRT cycle is not performed until Serial Read is completed to the boundary location 511.

In this case, the internal serial counter is designed to designate "0" address after boundary 511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle. Since a SRT cycle must be ended before t_{STH} and started after t_{STS} , a split transfer is not allowed during $t_{STH}+t_{STS}$ (See Fig. 9). This is also true in Masked Split Write Transfer. A Split Read Transfer does not change the direction of the SAM I/O port.

Masked Split Write Transfer (MSWT)

This transfer function is very similar to the SRT except the data transfer direction is from RAM to SAM. MSWT is enabled if DT/OE low, WB/WE low, and DSF high when RAS goes low. The bit masking of this cycle is the same as that of MWT(Masked Write Transfer) and the SAM port direction is not changed by performing MSWT. And the column address is latched in as the start address of SAM port and the MSB (A_8) is a "Don't care". The example of MSWT is described in Fig. 10. The opening cycle MWT is needed before MSWT can be performed.

2-1



7964142 0022126 961

DEVICE OPERATIONS (Continued)




Figure 5. Split Read Transfer Normal Usage




Figure 6. Split Read Transfer Normal Usage

DEVICE OPERATIONS (Continued)




Figure 7. Split Read Transfer Abnormal Usage (Case 1)




Figure 8. Split Read Transfer Abnormal Usage (Case 2)

2-1

DEVICE OPERATIONS (Continued)




Figure 9 Split Transfer Cycle Limitation Period






Figure 10. Masked Split Write Transfer Normal Usage

TIMING DIAGRAMS


READ CYCLE




 : Don't Care

2-1

READ COLOR REGISTER CYCLE




 : Don't Care

TRUTH TABLE FOR WRITE CYCLE⁽¹⁾


FUNCTION	RAS			CAS ⁽²⁾ or WB/WE (Early Write) (Late Write)	
	*1 WB/WE	*2 DSF	*3 W/DQI _(n) (New Mask)	*4 DSF	*5 W/DQI _(n) (New Mask)
Normal write	1	0	X	0	Write Data
Masked Write	0	0	Write Mask	0	Masked Write Data
Block Write (No I/O Mask) ⁽⁵⁾	1	0	X	1	Column Mask
Masked Block Write ⁽⁵⁾	0	0	Write Mask	1	Column Mask
Masked Flash Write	0	1	Write Mask	X	X
Load Color Register	1	1	X	1	Color Data

Note :


- (1) Reference truth table to determine the input signal states of *1, *2, *3, *4, and *5 for the write cycle timing diagram.
- (2) On the Masked Flash Write cycle, all the signal inputs are "Don't Care" condition except RAS at the falling edge of CAS. On the Block Write Cycles, Column Mask is latched only at the falling edge of CAS and WB/WE is "Don't Care" at the falling edge of CAS. Lately Block Write and Read Modify Block Write are not Allowed.
- (3) Function table for Block Write Column Address A0, A1 are "Don't Care" during Block Write.




EARLY WRITE CYCLE




Note : In Block Write cycle, only Column Address A2-A8 are used.


 : Don't Care

LATE WRITE CYCLE



 : Don't Care


READ-WRITE/READ-MODIFY-WRITE CYCLE




2-1

: Don't Care


FAST PAGE MODE EARLY WRITE CYCLE




Note : In Block Write cycle, Only column address A2-A8 are used.


 : Don't Care

HIDDEN REFRESH CYCLE




 : Don't Care


CAS BEFORE RAS REFRESH CYCLE



2-1

 : Don't Care

REAL TIME READ TRANSFER CYCLE




2-1


Note : SE = VIL

: Don't Care

PSEUDO WRITE TRANSFER CYCLE




MASKED WRITE TRANSFER CYCLE (Output Mode to Input Mode Switch)




2-1

*1 WMi Data 0 : Transfer Disable
1 : Transfer Enable


 : Don't Care

MASKED WRITE TRANSFER CYCLE




Note : $\overline{SE}=V_{IL}$

*1 WM1 Data 0 : Transfer Disable
1 : Transfer Enable

 : Don't Care

SPLIT READ TRANSFER CYCLE




Note : $\overline{SE} = V_{IL}$

: Don't Care


2-1

MASKED SPLIT WRITE TRANSFER CYCLE




Note : $\overline{SE} = V_{IL}$


*1 WM1 Data 0 : Transfer Disable
1 : Transfer Enable

 : Don't Care


SERIAL WRITE CYCLE (SE Controlled Inputs)



SERIAL WRITE CYCLE (SE = V_{IL})




Note : SE = V_{IL}

 : Don't Care

PACKAGES DIMENSION


40-PIN PLASTIC SOJ

Unit : Inches (millimeters)



2-1

40/44-PIN PLASTIC TSOP-II (Forward Type)



PACKAGES DIMENSION

64-PIN Plastic Shrink Small Out Line Package

Unit : Inches (millimeters)

