FLASH MEMORY

CMOS

64M (8M \times 8) BIT NAND-type

MBM30LV0064


■ DESCRIPTION

The MBM30LV0064 device is a single 3.3 V 8M \times 8 bit NAND flash memory organized as 528 byte \times 16 pages \times 1024 blocks. Each 528 byte page contains 16 bytes of optionally selected spare area which may be used to store ECC code(Specifications indecated are on condition that ECC system would be combined.). Program and read data is transferred between the memory array and page register in 528 byte increments. A 528 byte page can be programmed in 200 μ s and an 8K byte block can be erased in 2 ms under typical conditions. An internal controller automates all program and erase operations including the verification of data margins. Data within a page can be read with a 50 ns cycle time per byte. The I/O pins are utilized for both address and data input/output as well as command inputs. The MBM30LV0064 is an ideal solution for applications requiring mass non-volatile storage such as solid state file storage, digital recording, image file memory for still cameras, and other uses which require high density and non-volatile storage.

■ PRODUCT LINE UP

	Part No.	MBM30LV0064		
Operating Temperature		−40°C to +85°C		
Vcc		+2.7 V to +3.6 V		
	Read	72 mW		
Power Dissipation (Max.)	Erase / Program	72 mW		
Power Dissipation (Max.)	TTL Standby	3.6 mW		
	CMOS Standby	0.18 mW		

■ PACKAGES



■ FEATURES

• 3.3 V-only operating voltage (2.7 V to 3.6 V)

Minimizes system level power requirements

Organization

Memory Cell Array : $(8M + 256K) \times 8$ bit Data Register : $(512 + 16) \times 8$ bit

• Automatic Program and Erase

Page Program: (512 + 16) Byte Block Erase : (8K + 256) Byte

• 528 Byte Page Read Operation

Random Access : 7 µs (Max.) Serial Access : 35 ns (Max.)

• Fast Program and Erase

Program Time : 200 μs (Typ.) / page Block Erase Time : 2 ms (Typ.) / block


- Command/Address/Data Multiplexed I/O Port
- Hardware Data Protection
- 1,000,000 write/erase cycle guaranteed (ECC system required)
- Command Register Operation
- Package

44(40)-pin TSOP Type II (0.8 mm pitch)

Normal/Reverse Type

• Data Retention: 10 years


■ PIN ASSIGNMENTS



■ PIN DESCRIPTIONS

Pin Number	Pin Name	Descriptions
18 to 21 24 to 27	I/O0 to I/O7	Data Input/Output The I/O ports are used for transferring command, address, and input/output data into and out of the device. The I/O pins will be high impedance when the outputs are disabled or the device is not selected.
2	CLE	Command Latch Enable The CLE signal enables the acquisition of the made command into the internal command register. When CLE="H", command are latched into the command register from the I/O port upon the rising edge of the WE signal.
3	ALE	Address Latch Enable The ALE signal enables the acquisition of either address or data into the internal address/data register. The rising edge of WE latch in addresses when ALE is high and data when ALE is low.
43	CE	Chip Enable The \overline{CE} signal is used to select the device. When \overline{CE} is high, the device enters a low power standby mode. If \overline{CE} transitions high during a read operation, the standby mode will be entered. However, the \overline{CE} signal is ignored if the device is in a busy state(R/ \overline{B} =L) during a program or erase operation.
42	RE	Read Enable The \overline{RE} signal controls the serial data output. The falling edge of \overline{RE} drives the data onto the I/O bus and increments the column address counter by one.
4	WE	Write Enable The WE signal controls writes from the I/O port. Data, address, and commands on the I/O port are latched upon the rising of the WE pulse.
5	WP	Write Protect The \overline{WP} signal protects the device against accidental erasure or programming during power up/down by disabling the internal high voltage generators. \overline{WP} should be kept low when the device powers up until V_{CC} is above 2.5 V. During power down, \overline{WP} should be low when V_{CC} falls below 2.5 V.
40	SE	Spare Area Enable The SE input enables the spare area during sequential data input, page program, and Read 1.
41	R/B	Ready Busy Output The R/ \overline{B} output signal is used to indicate the operating status of the device. During program, erase, or read, R/ \overline{B} is low and will return high upon the completion of the operation. The output buffer for this signal is an open drain.
23	Vccq	Output Buffer Power Supply The Vccq input supplies the power to the I/O interface logic. This power line is electrically isolated from Vcc for the purpose of supporting 5V tolerant I/O.
44	Vcc	Power Supply
1,22	Vss	Ground
6 to 17 28 to 39	N.C.	No Connection

■ BLOCK DIAGRAM



■ SCHEMATIC CELL LAYOUT AND ADDRESS ASSIGNMENT

The Program operation is implemented in page units while the Erase operation is carried out in block units.




Table 1 Addressing

	I/O0	I/O1	I/O2	I/O3	I/O4	I/O5	I/O6	I/O7
First Cycle	A ₀	A 1	A ₂	Аз	A 4	A 5	A 6	A 7
Second Cycle	A 9	A 10	A ₁₁	A ₁₂	A 13	A ₁₄	A 15	A ₁₆
Third Cycle	A ₁₇	A 18	A 19	A ₂₀	A ₂₁	A ₂₂	X*	X*

A₀ to A₇: column address

 A_9 to A_{22} : page address { A_{13} to A_{22} : block address

A₉ to A₁₂: Page address in block

(A₈ is automatically set to "Low" or "High" by the "00h" command or the "01h" command in device inside.)

* : X = VIH or VIL

■ DEVICE BUS OPERATIONS

Table 2 Operation Table *1

	Mode	CLE	ALE	CE	WE	RE	SE	WP
Read	Command Input	Н	L	L	Τ£	Н	X *4	Х
Mode	Address Input (3 clock)	L	Н	L	□ F	Н	X *4	Х
During Re	ad (Busy)	L	L	L	Н	Н	L/H *3	Х
Sequentia	l Read & Data Output	L	L	L	Н	£Ľ	L/H *3	Х
Program/	Command Input	Н	L	L	¹ ₽	Н	X *4	Н
Erase Mode	Address Input (2 or 3 clock)	L	Н	L	¹₽	Н	X *4	Н
Data Inpu	t	L	L	L	Τ£	Н	L/H *3	Н
During Pro	ogram (Busy)	Х	Х	Х	Х	Х	L/H *3	Н
During Erase (Busy)		Х	Х	Х	Х	Х	Х	Н
Write Protect		Х	Х	Х	Х	Х	Х	L
Stand-by		Х	Х	Н	Х	Х	0 V/Vcc*2	0 V/Vcc*2

^{*1:} H: V_{IH} , L: V_{IL} , X: V_{IH} or V_{IL}

Table 3 Read Mode Operation Status *

Operation	CLE	ALE	CE	WE	RE	I/O0 to I/O7	Power Supply
Output Select	L	L	L	Н	L	Data Output	Active
Output Deselect	L	L	L	Н	Н	High Impedance	Active
Standby	Х	Х	Н	Х	Х	High Impedance	Standby

^{*:} $H: V_{IH}, L: V_{IL}, X: V_{IH} \text{ or } V_{IL}$

^{*2:} $\overline{\mbox{WP}}$ should be biased to CMOS high or CMOS low for standby.

^{*3:} When SE is high, spare area is deselected.

^{*4:} If 50h command is input and read/program operation is executed only for spare area, $\overline{\text{SE}}$ must be low at the command/address input.

■ COMMAND OPERATION

Table 4 Command Table

Function	1st Cycle	2nd Cycle	Acceptable Command During Busy State
Read (1)	00h *1	_	
Read (2)	01h *2	_	
Read (3)	50h *3	_	
Sequential Data Input	80h	_	
Page Program	10h	_	
Block Erase	60h	D0h	
Reset	FFh	_	0
Status Read	70h	_	0
ID Read	90h	_	

^{*1:} The 00h Command defines starting Address on the 1st half Page.

^{*2:} The 01h Command defines starting Address on the 2nd half Page.

^{*3:} The 50h Command is valid only When $\overline{\text{SE}}$ is low level.

■ FUNCTIONAL DESCRIPTION


READ MODE

There are three distinct commands used for the read operation: 00h, 01h, and 50h. After the command cycle, three address cycles are used to input the starting address. Upon the rising edge of the final \overline{WE} pulse, there is a 7 μ s latency in which the 528 byte page is transferred to the data register. The R/ \overline{B} signal may be used to monitor the completion of the data transfer. In the read operation, the \overline{CE} signal must stay "Low" after the third address input and during Busy state. If the \overline{CE} signal goes High during this period, the read operation will be terminated and then the standby mode will be entered. Once the page of data has been loaded into the data register, it may be clocked out with consecutive 50 ns \overline{RE} pulses. Each \overline{RE} pulse will automatically advance the column address by one. Once the last column has been read, the page address will automatically increment by one and the data register will be updated with the new page after 7 μ s.

The 00h Read command will set the pointer to the first half page of the array while the 01h Read command will set it in the second half. It may be logical to think of 00h as a command which sets $A_8 = 0$ while 01h sets $A_8 = 1$. The 50h command set the pointer to the spare area, consisting of columns 512 to 527. During this read mode, A_3 to A_0 is used to set the starting address of the spare area. As with the 00h and 01h operations, once the spare area page is loaded into the data register, it may be read out by \overline{RE} pulses. Each \overline{RE} pulse will increment the column address until the final column (527) is reached. At this time, the pointer will be reset to column 512 while the page address is incriminated and the data register is updated. The 00h or 01h command is required to move the pointer back into the main array area.


Read (1), (2): 00h/01h

The Read (1), (2) mode is invoked by latching the 00h or 01h command into the command register. This mode (00h) will be automatically selected when the device powers up.




Read (3): 50h

The Read (3) mode has identical timing to that of Read (1) and (2). However, while Read (1) and (2) are used to access the array, Read (3) is used to access the 16 byte spare area. When the 50h command is executed, the pointer will be set to an address space between columns 512 and 527. The values of Y will complete the address decoding. During this operation, only address bits A₃ to A₀ are used to determine the starting column address; A₇ to A₄ are ignored. A₂₂ to A₉ are used to determine the starting row address.




Sequential Read

Each $\overline{\text{RE}}$ pulse used to output data from the data register will cause the column address pointer to increment by one. When the final column has been reached, the next page will be automatically loaded into the data register. The R/\overline{B} signal may be used to monitor the completion of the data transfer.




Page Program: 80h, 10h

The device is programmed either by the page or partial page. Programming is done by issuing the 80h command followed by three address cycles then serial data input. The 80h command may be preceded by either 00h, 01h or 50h to set the pointer to either the first half page, second half page, or spare area respectively. If the pointer command is not specifically issued, its location is determined by its previous use (see Application Note (2)). After the serial data input, any column address which did not receive new data will not be programmed. This enables a page to be partially programmed. After the data has been entered, the 10h command will initiate the embedded programming process. If the 10h command is issued without loading any new data, programming will not be initiated. A given page may not be partially programmed more than ten consecutive times without an intervening erase operation. During the programming cycle, the R/B pin or Status Register bit I/O6 may be used to monitor the completion of the programming cycle. Only the Reset and Read Status commands are valid while programming is in progress. After programming, the Status Register bit I/O0 should be checked to verify whether the procedure was successful or not.



Block Erase: 60h

The device data is erased in a block consisting of sixteen pages. The erase operation begins with the 60h command followed by two address cycles in which the block to be erased is entered. While the two address cycles require A_{22} to A_9 to be entered, A_{12} to A_9 are don't care bits. Once the block address is successfully loaded, the D0h command is entered to initiate the erase operation. The R/\overline{B} signal may be used to monitor the completion of the cycle. Upon completion, the Status Register bit I/O0 should be used to verify a successful erase.



Read ID: 90h

This mode allows the identification of the manufacturer and product. After the 90h command cycle, one address cycle follows in which 00h is entered. The next two $\overline{\text{RE}}$ pulses will output the manufacturer and device code respectively.




Table 5 Code Table


	1/07	I/O6	1/05	I/O4	I/O3	I/O2	I/O 1	I/O0	Code
Manufacturer	0	0	0	0	0	1	0	0	04h
Device	1	1	1	0	0	1	1	0	E6h

Status Read: 70h

The Status Register may be used to determine if the device is ready, in the write protect mode, or passed program/erase operations. After the 70h command is entered, the more recent falling edge of either $\overline{\text{CE}}$ or $\overline{\text{RE}}$ will output the contents of the status register to I/O0 to 7. The status register is continually updated and does not require either $\overline{\text{CE}}$ or $\overline{\text{RE}}$ to be toggled. By utilizing the $\overline{\text{CE}}$ pin, multiple devices with R/ $\overline{\text{B}}$ pins wired together may be polled to determine their specific status.


Table 6 Status Output Table

	Status	Description
I/O0	Program/Erase	0 = Pass; 1 = Fail
I/O1	Not Used	
I/O2	Not Used	
I/O3	Not Used	
I/O4	Not Used	
I/O5	Not Used	
I/O6	Ready/Busy	0 = Busy; 1 = Ready
I/O7	Write Protect	0 = Protected; 1 = Unprotected



Reset

When the device is busy during program, erase, or read, it can be reset by entering the command FFh. If $\overline{WP} = 1$, the Status Register will be set to C0h. If a reset command is issued while the device is in the reset state, the command will be ignored. If the device is reset during the program or erase operations, the internal high voltages will be discharged before R/\overline{B} goes high.



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Farameter	Syllibol	Min.	Max.	Offic
Ambient Temperature with Power Applied	TA	-40	+85	°C
Storage Temperature	Tstg	– 55	+125	°C
Voltage on a I/O pin with Respect to Ground *	V _{I/O}	-0.6	Vccq+0.5	V
Voltage on a pin Except I/O with Respect to Ground *	Vin	-0.6	Vcc+0.5	V
Power Supply Voltage	Vcc	-0.6	+5.5	V
Fower Supply voltage	Vccq	-0.6	+6.0	V

^{*:} Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may under shoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input pins is Vcc + 0.5 V and on I/O pins are Vccq + 0.5 V. During voltage transitions, input pins may overshoot to Vcc +2.0 V for periods of up to 20 ns and I/O pins may overshoot to Vccq + 2.0 V for periods of up to 20 ns.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Va	Unit	
	Symbol	Min.	Max.	Offic
Supply Voltages	Vcc	+2.7 +3.6		V
Supply Voltages	Vccq *	+2.7 +5.5		V
Voltages	Vss	0		V
Ambient Temperature	TA	-40 +85		°C

^{*:} $Vccq = 5.0 \text{ V} \pm 10\%$ can be guaranteed on $Vcc \ge 3.0 \text{ V}$.

Note: Operating ranges define those limits between which the functionality of the device is guaranteed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

Parameter	Cumbal	Conditions		Value		Unit
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Sequential Read Current	Icc1	$t_{CYCLE} = 50 \text{ ns}, \overline{CE} = V_{IL},$ $t_{OUT} = 0 \text{ mA}$	_	10	20	mA
Command Address Input Current	Іссз	$t_{CYCLE} = 50 \text{ ns}, \overline{CE} = V_{IL}$	_	10	20	mA
Data Input Current	Icc4	_	_	10	20	mΑ
Program Current	Icc6	_	_	10	20	mA
Erase Current	Icc7	_	_	10	20	mA
Stand-by Current (TTL)	I _{SB1}	$\frac{\overline{CE}}{WP} = \frac{V_{IH}}{SE} = 0 \text{ V/Vcc}$	_	_	1	mA
Stand-by Current (CMOS)	I _{SB2}	$\frac{\overline{CE} = V_{CC} - 0.2 \text{ V,}}{\overline{WP} = \overline{SE} = 0 \text{ V/ Vcc}}$	_	10	50	μΑ
Input Leakage Current	lu	V _{IN} = 0 to 3.6 V	_	_	±10	μΑ
Output Leakage Current	llo	Vоит = 0 to 3.6 V	_	_	±10	μΑ
Input High Voltage	VIH	I/O pins	2.0	_	Vccq+0.3	V
Input High Voltage	VIH	Except I/O pins	2.0	_	Vcc +0.3	V
Input Low Voltage	VIL	_	-0.3	_	0.8	V
Output High Voltage Level	Vон	Іон = -400 μА	2.4	_	_	V
Output Low Voltage Level	Vol	IoL = 2.1 mA	_	_	0.4	V
Output Low Current (R/B)	lol	Vol = 0.4 V	8	10	_	mA

2. AC Characteristics (Note 1)

Min. Max.	Dozometov	Cumbal	Va	lue	Unit
CLE Hold Time tc.H 10 — ns CE Setup Time tcs 0 — ns CE Hold Time tch 10 — ns Write Pulse Width tch 10 — ns ALE Setup Time tal.s 0 — ns ALE Hold Time tal.h 10 — ns ALE Hold Time tbh 10 — ns Data Setup Time tbs 20 — ns Data Hold Time tbh 10 — ns Wire Cycle Time twc 50 — ns WE High Hold Time twh 15 — ns WP High to WE Low tww 100 — ns Read Pulse Width tar 20 — ns Read Pulse Width tar 20 — ns Read Cycle Time tar 20 — ns Read Cycle Time tar	Parameter	Symbol	Min.	Max.	Unit
CE Setup Time tcs 0 — ns CE Hold Time tch 10 — ns Write Pulse Width twp 25 — ns ALE Setup Time talls 0 — ns ALE Hold Time tall 10 — ns Data Setup Time tbs 20 — ns Data Hold Time tbH 10 — ns Wire Cycle Time twc 50 — ns WE High Hold Time twh 15 — ns WE High to WE Low tww 100 — ns Ready to RE Falling Edge tar 20 — ns Read Pulse Width tar 20 — ns Read Cycle Time tar 20 — ns Read Cycle Width tar 20 — ns RE Access Time (Serial Data Access) tre 50 — ns RE Access Ti	CLE Setup Time	tcls	0	_	ns
CE Hold Time tch 10 — ns Write Pulse Width twp 25 — ns ALE Setup Time tall 0 — ns ALE Hold Time tbl 10 — ns Data Setup Time tbs 20 — ns Data Hold Time tbh 10 — ns Write Cycle Time twc 50 — ns WE High Hold Time tww 100 — ns WE High Edge tbr 100 — ns Ready to RE Falling Edge tbr 20 — ns Read Pulse Width tbr 30 — ns Read Cycle Time tbr 30 — ns RE Access Time (Serial Data Access) tbr 30 — ns RE Access Time (Serial Data Access) tbr tbr 100 — ns RE Access Time (Serial Data Access) tbr tbr 0	CLE Hold Time	t cLH	10	_	ns
Write Pulse Width twp 25 — ns ALE Setup Time tALS 0 — ns ALE Hold Time talh 10 — ns Data Setup Time tos 20 — ns Data Hold Time toh 10 — ns WE High Hold Time tww 50 — ns WE High to WE Low tww 100 — ns Ready to RE Falling Edge tar 20 — ns Read Pulse Width tar 20 — ns Read Cycle Time tar 20 — ns RE Access Time (Serial Data Access) tar 50 — ns RE Access Time (Serial Data Access) tar — 35 ns CE High Time for the Last Address in Serial Read Cycle (Note 3) tceH 100 — ns RE Access Time (ID Read) tar — 35 ns RE High to Output High Impedance tar	CE Setup Time	tcs	0	_	ns
ALE Setup Time ALE Hold Time Data Setup Time tos Data Setup Time tos Data Hold Time tos Data Hold Time tos Data Hold Time tos With Cycle Time twc So Tos With High Hold Time twith Tos With High Hold Time twith Tos With High to WE Low Ready to RE Falling Edge tran Ready Cycle Time trac Tos Tos Ready Cycle Time trac Tos Tos Ready Cycle Time trac Tos Tos Tos Tos Tos Tos Tos To	CE Hold Time	t cн	10	_	ns
ALE Hold Time	Write Pulse Width	twp	25	_	ns
Data Setup Time tos 20 — ns Data Hold Time toh 10 — ns WF High Hold Time tw 50 — ns WE High Hold Time twh 15 — ns WP High to WE Low tww 100 — ns Ready to RE Falling Edge triangle triangle 20 — ns Read Pulse Width triangle triangle 30 — ns Read Cycle Time triangle triangle 50 — ns RE Access Time (Serial Data Access) triangle triangle - 35 ns CE High Time for the Last Address in Serial Read Cycle (Note 3) triangle triangle - 35 ns RE Access Time (ID Read) triangle triangle - 35 ns RE High to Output High Impedance triangle triangle triangle - ns RE High Hold Time triangle triangle triangle	ALE Setup Time	t als	0	_	ns
Data Hold Time toH 10 — ns Write Cycle Time twc 50 — ns WE High Hold Time twH 15 — ns WP High to WE Low twW 100 — ns Ready to RE Falling Edge tsR 20 — ns Read Pulse Width tsP 30 — ns Read Cycle Time tsC 50 — ns RE Access Time (Serial Data Access) tsRA — 35 ns CE High Time for the Last Address in Serial Read Cycle (Note 3) tcEH 100 — ns RE Access Time (ID Read) tsRA — 35 ns RE High to Output High Impedance tsrHz 15 30 ns RE High Hold Time tsrEH 15 — ns Query High Impedance to RE Falling Edge tsr 0 — ns RE Access Time (Status Read) tsro — 35 ns QE Access Time (S	ALE Hold Time	t alh	10	_	ns
Write Cycle Time twc 50 — ns WE High Hold Time twH 15 — ns WP High to WE Low tww 100 — ns Ready to RE Falling Edge triangle Read Palse Width triangle Read Palse Re	Data Setup Time	t os	20	_	ns
WE High Hold Time twh 15 — ns WP High to WE Low tww 100 — ns Ready to RE Falling Edge tRR 20 — ns Read Pulse Width tRP 30 — ns Read Cycle Time tRC 50 — ns RE Access Time (Serial Data Access) tREA — 35 ns CE High Time for the Last Address in Serial Read Cycle (Note 3) tCEH 100 — ns RE Access Time (ID Read) tREAID — 35 ns RE High to Output High Impedance tRHZ 15 30 ns RE High Hold Time tREH 15 — ns Output High Impedance to RE Falling Edge tR 0 — ns RE Access Time (Status Read) tRSTO — 35 ns CE Access Time (Status Read) tcsto — 45 ns WE High to RE Low to RE Low (ID Read) tcr 100 —	Data Hold Time	t DH	10	_	ns
WP High to WE Low tww 100 — ns Ready to RE Falling Edge tRR 20 — ns Read Pulse Width tRP 30 — ns Read Cycle Time tRC 50 — ns RE Access Time (Serial Data Access) tREA — 35 ns CE High Time for the Last Address in Serial Read Cycle (Note 3) tcEH 100 — ns RE Access Time (ID Read) tREAID — 35 ns RE High to Output High Impedance tRHZ 15 30 ns CE High to Output High Impedance tCHZ — 20 ns RE High Hold Time tREH 15 — ns Output High Impedance to RE Falling Edge tr 0 — ns RE Access Time (Status Read) trsto — 35 ns CE Access Time (Status Read) tcsto — 45 ns WE High to RE Low to RE Low (ID Read) tr Tr ns <td>Write Cycle Time</td> <td>twc</td> <td>50</td> <td>_</td> <td>ns</td>	Write Cycle Time	twc	50	_	ns
Ready to RE Falling Edge trr 20 — ns Read Pulse Width trp 30 — ns Read Cycle Time trc 50 — ns RE Access Time (Serial Data Access) trea — 35 ns CE High Time for the Last Address in Serial Read Cycle (Note 3) tceH 100 — ns RE Access Time (ID Read) treal — 35 ns RE High to Output High Impedance tre 15 30 ns RE High Hold Time tre 15 — ns Output High Impedance to RE Falling Edge tr 0 — ns RE Access Time (Status Read) tr 0 — ns OE Access Time (Status Read) tcsro — 45 ns WE High to RE Low tw+R 60 — ns ALE Low to RE Low (ID Read) tcr 100 — ns Data Transfer from Memory Cell Array to Register tr 7 μs <td>WE High Hold Time</td> <td>twн</td> <td>15</td> <td>_</td> <td>ns</td>	WE High Hold Time	twн	15	_	ns
Read Pulse Width tRP 30 — ns Read Cycle Time tRC 50 — ns RE Access Time (Serial Data Access) tREA — 35 ns CE High Time for the Last Address in Serial Read Cycle (Note 3) tceH 100 — ns RE Access Time (ID Read) tREAID — 35 ns RE High to Output High Impedance tRHZ 15 30 ns CE High to Output High Impedance tREH 15 — ns RE High Hold Time tREH 15 — ns Output High Impedance to RE Falling Edge tir 0 — ns RE Access Time (Status Read) trsto — 35 ns CE Access Time (Status Read) tcsto — 45 ns WE High to RE Low twill Read — ns ALE Low to RE Low (ID Read) tcr 100 — ns Data Transfer from Memory Cell Array to Register tr 7 μs <td>WP High to WE Low</td> <td>tww</td> <td>100</td> <td>_</td> <td>ns</td>	WP High to WE Low	tww	100	_	ns
Read Cycle Time trc 50 — ns RE Access Time (Serial Data Access) trea — 35 ns CE High Time for the Last Address in Serial Read Cycle (Note 3) tceH 100 — ns RE Access Time (ID Read) tread — 35 ns RE High to Output High Impedance tread — 35 ns CE High to Output High Impedance tchz — 20 ns RE High Hold Time tree 15 — ns Output High Impedance to RE Falling Edge tir 0 — ns RE Access Time (Status Read) tresto — 35 ns CE Access Time (Status Read) tcsto — 45 ns WE High to RE Low twhr 60 — ns ALE Low to RE Low (ID Read) tcr 100 — ns Data Transfer from Memory Cell Array to Register tr 7 µs	Ready to RE Falling Edge	t rr	20	_	ns
RE Access Time (Serial Data Access) trea — 35 ns CE High Time for the Last Address in Serial Read Cycle (Note 3) tceh 100 — ns RE Access Time (ID Read) tread — 35 ns RE High to Output High Impedance tred — 20 ns RE High Hold Time tree — 20 ns Output High Impedance to RE Falling Edge tre 0 — ns RE Access Time (Status Read) tresto — 35 ns CE Access Time (Status Read) tcsto — 45 ns WE High to RE Low twhr 60 — ns ALE Low to RE Low (ID Read) tcr 100 — ns Data Transfer from Memory Cell Array to Register tr 7 µs	Read Pulse Width	t RP	30	_	ns
CE High Time for the Last Address in Serial Read Cycle (Note 3) tceh 100 — ns RE Access Time (ID Read) tread — 35 ns RE High to Output High Impedance tred 15 30 ns CE High to Output High Impedance tchz — 20 ns RE High Hold Time tren 15 — ns Output High Impedance to RE Falling Edge tir 0 — ns RE Access Time (Status Read) tresto — 35 ns CE Access Time (Status Read) tcsto — 45 ns WE High to RE Low twhr 60 — ns ALE Low to RE Low (ID Read) tcr 100 — ns CE Low to RE Low (ID Read) tcr 100 — ns Data Transfer from Memory Cell Array to Register tr — 7 μs	Read Cycle Time	t RC	50	_	ns
RE Access Time (ID Read) treaid — 35 ns RE High to Output High Impedance trhz 15 30 ns CE High to Output High Impedance tchz — 20 ns RE High Hold Time treh 15 — ns Output High Impedance to RE Falling Edge tr 0 — ns RE Access Time (Status Read) trsto — 35 ns CE Access Time (Status Read) tcsto — 45 ns WE High to RE Low twhr 60 — ns ALE Low to RE Low (ID Read) tcr 100 — ns CE Low to RE Low (ID Read) tcr 100 — ns Data Transfer from Memory Cell Array to Register tr 7 μs	RE Access Time (Serial Data Access)	t rea	_	35	ns
RE High to Output High Impedance tRHZ 15 30 ns CE High to Output High Impedance tcHZ — 20 ns RE High Hold Time tREH 15 — ns Output High Impedance to RE Falling Edge tIR 0 — ns RE Access Time (Status Read) tRSTO — 35 ns CE Access Time (Status Read) tcsTO — 45 ns WE High to RE Low tWHR 60 — ns ALE Low to RE Low (ID Read) tcR 100 — ns CE Low to RE Low (ID Read) tcR 100 — ns Data Transfer from Memory Cell Array to Register tr 7 μs	CE High Time for the Last Address in Serial Read Cycle (Note 3)	t ceh	100	_	ns
CE High to Output High Impedance tcHZ — 20 ns RE High Hold Time tREH 15 — ns Output High Impedance to RE Falling Edge tIR 0 — ns RE Access Time (Status Read) tRSTO — 35 ns CE Access Time (Status Read) tcsto — 45 ns WE High to RE Low twHR 60 — ns ALE Low to RE Low (ID Read) tcR 100 — ns Data Transfer from Memory Cell Array to Register tR — 7 μs	RE Access Time (ID Read)	t REAID	_	35	ns
RE High Hold Time trent 15 — ns Output High Impedance to RE Falling Edge trent 0 — ns RE Access Time (Status Read) tresto — 35 ns CE Access Time (Status Read) tcsto — 45 ns WE High to RE Low twhr 60 — ns ALE Low to RE Low (ID Read) tart 100 — ns CE Low to RE Low (ID Read) tcr 100 — ns Data Transfer from Memory Cell Array to Register tr 7 μs	RE High to Output High Impedance	t RHZ	15	30	ns
Output High Impedance to RE Falling Edge tr 0 — ns RE Access Time (Status Read) trsto — 35 ns CE Access Time (Status Read) tcsto — 45 ns WE High to RE Low twhr 60 — ns ALE Low to RE Low (ID Read) tart 100 — ns CE Low to RE Low (ID Read) tcr 100 — ns Data Transfer from Memory Cell Array to Register tr 7 μs	CE High to Output High Impedance	t cHZ	_	20	ns
RE Access Time (Status Read) trsto — 35 ns CE Access Time (Status Read) tcsto — 45 ns WE High to RE Low twhr 60 — ns ALE Low to RE Low (ID Read) tart 100 — ns CE Low to RE Low (ID Read) tcr 100 — ns Data Transfer from Memory Cell Array to Register tr 7 μs	RE High Hold Time	t REH	15	_	ns
CE Access Time (Status Read) tcsto — 45 ns WE High to RE Low twhr 60 — ns ALE Low to RE Low (ID Read) tar1 100 — ns CE Low to RE Low (ID Read) tcr 100 — ns Data Transfer from Memory Cell Array to Register tr — 7 μs	Output High Impedance to RE Falling Edge	tır	0	_	ns
WE High to RE Low twhr 60 — ns ALE Low to RE Low (ID Read) tar1 100 — ns CE Low to RE Low (ID Read) tcr 100 — ns Data Transfer from Memory Cell Array to Register tr — 7 μs	RE Access Time (Status Read)	t RSTO	_	35	ns
ALE Low to RE Low (ID Read) t _{AR1} 100 — ns CE Low to RE Low (ID Read) t _{CR} 100 — ns Data Transfer from Memory Cell Array to Register t _R — 7 μs	CE Access Time (Status Read)	t csTO	_	45	ns
CE Low to RE Low (ID Read) tcR 100 — ns Data Transfer from Memory Cell Array to Register tR — 7 μs	WE High to RE Low	t whr	60	_	ns
Data Transfer from Memory Cell Array to Register t _R – 7 μs	ALE Low to RE Low (ID Read)	t ar1	100	_	ns
	CE Low to RE Low (ID Read)	t cr	100	_	ns
WE High to Busy tws — 100 ns	Data Transfer from Memory Cell Array to Register	t R	_	7	μs
	WE High to Busy	twв	_	100	ns

(Continued)


(Continued)

Parameter	Symbol	Value		Unit	
Farameter	Symbol	Min.	Max.	Oilit	
ALE Low to RE Low (Read Cycle)	t ar2	50	_	ns	
RE Last Clock Rising Edge to Busy (in Sequential Read)	t rB	_	100	ns	
CE High to Ready (in Case of Interception by CE in Read Mode) (Note 2)	tcry	_	50 + tr (R/B)	ns	
Device Resetting Time (Read/Program/Erase)	t rst	_	5/10/500	μs	

Notes: 1. AC Test Conditions:

Operating range	Vcc = 2.7 to 3.6 V Vcc = 3.0 to 3.6 V		
Input level	2.4 V/0.4 V		
Input comparison level	1.5 V/1.5 V		
Output data comparison level	1.5 V/1.5 V		
Output load	1TTL		
Load capacitance (C _L)	50 pF 100 pF		
Transition time (t _T)	5 ns		

- 2. The time to go from \overline{CE} high to Ready depends on the pull-up resister of the R/ \overline{B} pin (see Application Notes (6)) toward the end of this document.
- 3. In case that toggling \overline{CE} to high after access to the last address (address 527) in the resister in the read mode (1), (2), and (3), the \overline{CE} high time must be held for 100 ns or more when the delay time of \overline{CE} with respect to \overline{RE} is 0 to 200 ns (see the figure below). When the \overline{CE} delay time is within 30 ns, the device is kept in the Ready state and will output no Busy signal.



■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Cumbal	Value			Unit	Remarks
Farameter	Symbol	Min.	Тур.	Max.	Offic	iveillai ks
Average Programming Time	t PROG	_	200	1000	μs	
Number of Programming Cycles on Same Page	N	_	_	10		*1
Block Erasing Time	t BERASE	_	2	10	ms	
Number of Program/Erase Cycles	P/E	1 × 10 ⁶	_	_		*2

^{*1:} Refer to Application Note (10) toward the end of this document.

■ VALID BLOCKS

The MBM30LV0064 occasionally contains unusable blocks. Refer to Application Note (12) toward the end of this document.

Parameter	Symbol		Unit			
Farameter	Зуппоот	Min.	Тур.	Max.	l Oille	
Valid Block Number	N ∨B	1014	1020	1024	Block	

■ PIN CAPACITANCE

Parameter	Symbol	Condition	Value		Unit
rarameter	Зупівої	Condition	Тур.	Max.	Ollic
Input Capacitance	Cin	V _{IN} = 0	_	10	pF
Output Capacitance	Соит	Vout = 0	_	10	pF


Notes: 1. Test conditions $T_A = 25$ °C, f = 1.0 MHz


2. Sampled, not 100% tested.


^{*2:} Refer to Application Note (13) toward the end of this document.


This specification is on conditions that ECC system would be combined.


■ TIMING DIAGRAMS










































■ APPLICATION NOTES AND COMMENTS

(1) Prohibition of unspecified commands

The operation commands are listed in Table 4. Data input as a command other than the specified commands in Table 4 is prohibited. Stored data may be corrupted if an unspecified command is entered during the command cycle.


(2) Pointer Action for Program Operation

The pointer action can be done for program operation as follows.




(3) Acceptable commands after serial input command '80h'


When the serial input command (80h) is input for program execution, commands other than the program execution command (10h) or reset command (FFh) should not be input.



If a command other than '10h' or 'FFh' is input, the program operation is not performed.



(4) Status read during the read operation




When the status read command (70h) is input during reading, the next \overline{RE} clock signal can be input to read the value of the internal status register.

Since the internal operation mode is held in Status Read, read data will not be output even if the \overline{RE} clock signal is input after becoming ready. Status Read is therefore disabled at reading.


When the read command (00h) is input during the period [A], the internal operation mode of the device can be canceled, making it possible to read data at address N without inputting Add.

(5) Auto program failure




(6) R/B: Termination of the Ready/Busy pin (R/B)

The R/\overline{B} is open-drain output. When using the R/\overline{B} , R/\overline{B} must be pulled up Vcc by a resistor.




(7) Power On/Off Sequence:

After power-off, each input signal level may be undefined. Use the WP signal as shown in the figure below.




(8) Setup for WP Signal


A Low-level $\overline{\text{WP}}$ signal will force erasing and programming to be reset. To control, use the $\overline{\text{WP}}$ signal as shown below.



(9) Address input in 4 cycles


The device will get addresses in three cycles. If addresses are input in four cycles, address input in the fourth cycle will be ignored in the chip.






(10) Divided programming on same page

The device uses the page programming method that allows programming up to ten times on the same page. The procedure for divided programming (programming on a part of one page) is shown below.



(11) Notification for RE Signal


When the device is in the read mode, the \overline{RE} signal causes the internal column address counter to increment in synchronization with the \overline{RE} clock. If the 00h, 01h, or 50h command is input to the device in the read mode, the internal column address counter will count up even after the \overline{RE} signal is input prior to address input. At this mode, at input of the \overline{RE} signal beyond the last column address, the device will start reading (Memory \rightarrow register) even without address input and may output the Busy signal (Sequential Read is started).



In this way, once the device enters the read mode, unintentional reading may be started after the \overline{RE} signal is input prior to addressing; therefore, the \overline{RE} signal should be input after address input.

(12) Invalid block (bad block)

The device contains unusable blocks. Therefore, the following issues must be recognized:



Some MBM30LV0064 products have invalid blocks (bad blocks) at shipping. After mounting the device in the system, test whether there are no bad blocks. If there are any bad blocks, they should not be accessed.

The bad blocks are connected to sense-amp of the bit lines via the selector transistors. Good blocks will not be affected unless the bad blocks are accessed. The effective number of good blocks specified by Fujitsu is shown below.

	Min.	Тур.	Max.	Unit
Valid (Good) Block Number	1014	1020	1024	Block

Figure 36. Shows the Bad Block Test Flow

Figure 34 Bad Block

(13) Failure Phenomena for Program and Erase Operations


Repeated rewriting might cause an error at programming and erasing. Possible error modes, and detection methods and remedies are listed in the following table. System-based remedies will provide a highly reliable system.

Failure Mode		Detection and Countermeasure Sequence
Block	Erase Failure	Status Read after Erase → Block Replacement
Page	Program Failure	Status Read after Prog. → Block Replacement
Single Bit* Program Failure '1' → '0'		(1) Block Verify after Prog. → Retry
		(2) ECC

- *: (1) or (2)
- ECC : Error Correcting code → Hamming Code etc.

Example: 1 bit correction & 2 bit detection.

Block Replacement





Erase


If an error occurs at erasing, like programming, remedies should be executed on a system basis to prevent access to blocks causing the error.

(14) ALE Input Condition during Address Input

The ALE input must remain high once asserted until the last address byte has been written to the device.








(15) Inhibit RE Toggling during Busy State


The RE input cannot be allowed to toggle during the period that a read data transfer operation is in process (busy state).

If the RE input toggles during that period, the internal column address will increment.



(16) Restriction on Toggling the WE

The $\overline{\text{WE}}$ input cannot be allowed to toggle past the end of page (byte 511 with $\overline{\text{SE}}$ high or byte 527 with $\overline{\text{SE}}$ low) during an input data operation. If the $\overline{\text{WE}}$ input toggles past the end of page, the internal address counter will wrap around to the begging of the page and overwrite the information previously there.




(17) Reading Past Last Device Page


When the last byte in the last page of the device is read, the internal address counter will wrap around to the fist page in the device.

(18) CE don't care timing for read and program operation

CE can be don't-care ("H" or "L") state during read and program operation as follows.




■ BAD BLOCK TEST FLOW



■ ORDERING INFORMATION

Standard Products

Fujitsu standard products are available in several packages. The order number is formed by a combination of:




Valid Combinations			
MBM30LV0064	-PFTN -PFTR		

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Fujitsu sales office to confirm availability of specific valid combinations and to check on newly released combinations.

■ PACKAGE DIMENSIONS



(Continued)

(Continued)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1,

Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan

Tel: +81-3-5322-3347 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A.

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH

Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park,

Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280

Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0012

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.